SN65LVDS20EVM
SN65LVDS20 評估模組
SN65LVDS20EVM
概覽
This Evaluation Module (EVM) facilitates the experimental testing of the Texas Instruments SN65LVDS20 Repeater/Translator silicon device.This device accepts low-voltage PECL input levels and Translates them to LVDS output levels as defined by TIA/EIA-644-A standard.
The device operates at rates to 4Gbps or clock rates to 2 GHz at either 3.3 V or 2.5 V supply operation, with less than 45 ps of total jitter.The device output can be disabled to the high impedance state by applying a logic High level to the EN bar pin.
This device also provides a voltage reference output (Vbb) of typically 1.35 V below Vcc for use in receiving single-ended PECL input signals.
LVDS、M-LVDS 和 PECL IC
技術文件
=
TI 所選的重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
| 類型 | 標題 | 下載最新的英文版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | EVM User's guide | Translator/Oscillator Buffer EVM (Rev. A) | 2004/9/17 | |||
| 證書 | SN65LVDS20EVM EU Declaration of Conformity (DoC) | 2019/1/2 |