PRU-ICSS: Interfacing a processor with multiple ADCs
00:02:33
|
27 APR 2018
Select TI processors feature a unique subsystem, called the Programmable-Real-Time Unit Industrial Communications Subsystem (PRU-ICSS). This enables the integration of real-time industrial communications protocols and eliminates the need for an external ASIC or FPGA. This video demonstrates how the PRU-ICSS subsystem can provide flexible interface between the processor and multiple Analog-to-Digital Converters (ADCs) to enhance data acquisition performance.
資源
本影片屬於系列影片
-
AM6x Sitara™ 處理器
video-playlist (23 videos) -
可編程即時單元和工業通訊子系統
video-playlist (8 videos) -
Sitara™ AM57x 處理器
video-playlist (17 videos)