SLVSCF6F April   2014  – May 2019

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Device Images
      1.      TPD1S514 Family Circuit Protection Scheme
      2.      TPD1S514 Family Block Diagram
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Supply Current Consumption
    6. 7.6  Electrical Characteristics EN Pin
    7. 7.7  Thermal Shutdown Feature
    8. 7.8  Electrical Characteristics nFET Switch
    9. 7.9  Electrical Characteristics OVP Circuit
    10. 7.10 Electrical Characteristics VBUS_POWER Circuit
    11. 7.11 Timing Requirements
    12. 7.12 TPD1S514-1 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Over Voltage Protection on VBUS_CON up to 30 V DC
      2. 8.3.2  Precision OVP (< ±1% Tolerance)
      3. 8.3.3  Low RON nFET Switch Supports Host and Charging Mode
      4. 8.3.4  VBUS_POWER, TPD1S514-1, TPD1S514-2, TPD1S514-3
      5. 8.3.5  VBUS_POWER, TPD1S514
      6. 8.3.6  Powering the System When Battery is Discharged
      7. 8.3.7  ±15 kV IEC 61000-4-2 Level 4 ESD Protection
      8. 8.3.8  100 V IEC 61000-4-5 µs Surge Protection
      9. 8.3.9  Startup and OVP Recovery Delay
      10. 8.3.10 Thermal Shutdown
    4. 8.4 Device Functional Modes
      1. 8.4.1 Operation With VBUS_CON < 3.5 V (Minimum VBUS_CON)
      2. 8.4.2 Operation With VBUS_CON > VOVP
      3. 8.4.3 OTG Mode
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 TPD1S514-1 USB 2.0/3.0 Case 1: Always Enabled
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 VBUS Voltage Range
          2. 9.2.1.2.2 Discharged Battery
        3. 9.2.1.3 Application Curves
      2. 9.2.2 TPD1S514-1 USB 2.0/3.0 Case 2: PMIC Controlled EN
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
          1. 9.2.2.2.1 VBUS Voltage Range
          2. 9.2.2.2.2 PMIC Power Requirement
          3. 9.2.2.2.3 Discharged Battery
        3. 9.2.2.3 Application Curve
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Community Resources
    2. 12.2 Trademarks
    3. 12.3 Electrostatic Discharge Caution
    4. 12.4 Glossary
  13. 13Mechanical, Packaging, and Orderable Information
    1. 13.1 Package Option Addendum
      1. 13.1.1 Packaging Information
      2. 13.1.2 Tape and Reel Information

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • YZ|12
Thermal pad, mechanical data (Package|Pins)

7.9 Electrical Characteristics OVP Circuit

T = 25°C
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VOVP Input voltage protection threshold VBUS_CON VBUS_CON increasing from 0 V to 20 V TPD1S514-1 5.90 5.95 5.99 V
TPD1S514-2 9.9 9.98 10.05
TPD1S514-3 13.5 13.75 14
TPD1S514 5.90 5.95 5.99
VHYS_OVP Hysteresis on OVP VBUS_CON VBUS_CON decreasing from 20 V to 0 V TPD1S514-1 100 mV
TPD1S514-2 100
TPD1S514-3 100
TPD1S514 20
VUVLO Input under voltage lockout VBUS_CON VBUS_CON voltage rising from 0 V to 5 V 2.7 3.1 3.5 V
VHYS_UVLO Hysteresis on UVLO VBUS_CON Difference between rising and falling UVLO thresholds 80 mV
VUVLO_FALLING Input undervoltage lockout VBUS_CON VBUS_CON voltage falling from 5 V to 0 V 2.6 3.0 3.4 V
VUVLO_SYS VBUS_SYS undervoltage lockout VBUS_SYS VBUS_SYS voltage rising from 0 V to 5 V 2.8 3.7 4.3 V
VHYS_UVLO_SYS VBUS_SYS UVLO Hysteresis VBUS_SYS Difference between rising and falling UVLO thresholds on VBUS_SYS 500 mV
VUVLO_SYS_FALLING VBUS_SYS undervoltage lockout VBUS_SYS VBUS_SYS voltage falling from 5 V to 0 V 2.6 3.0 3.4 V