JAJSNP1 December   2023 TAD5242

ADVANCE INFORMATION  

  1.   1
  2. 特長
  3. アプリケーション
  4. 概要
  5. Revision History
  6. Pin Configuration and Functions
  7. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements: TDM, I2S or LJ Interface
    7. 6.7 Switching Characteristics: TDM, I2S or LJ Interface
    8. 6.8 Typical Characteristics
  8. Parameter Measurement Information
  9. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Hardware Control
      2. 8.3.2 Audio Serial Interfaces
        1. 8.3.2.1 Time Division Multiplexed Audio (TDM) Interface
        2. 8.3.2.2 Inter IC Sound (I2S) Interface
      3. 8.3.3 Phase-Locked Loop (PLL) and Clock Generation
      4. 8.3.4 Analog Output Configurations
      5. 8.3.5 Reference Voltage
      6. 8.3.6 DAC Signal-Chain
        1. 8.3.6.1 Configurable Digital Interpolation Filters
          1. 8.3.6.1.1 Linear Phase Filters
            1. 8.3.6.1.1.1 Sampling Rate: 16 kHz or 14.7 kHz
            2. 8.3.6.1.1.2 Sampling Rate: 24 kHz or 22.05 kHz
            3. 8.3.6.1.1.3 Sampling Rate: 32 kHz or 29.4 kHz
            4. 8.3.6.1.1.4 Sampling Rate: 48 kHz or 44.1 kHz
            5. 8.3.6.1.1.5 Sampling Rate: 96 kHz or 88.2 kHz
            6. 8.3.6.1.1.6 Sampling Rate: 384 kHz or 352.8 kHz
    4. 8.4 Device Functional Modes
      1. 8.4.1 Active Mode
  10. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Application
      2. 9.2.2 Design Requirements
      3. 9.2.3 Detailed Design Procedure
  11. 10Power Supply Recommendations
  12. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 ドキュメントの更新通知を受け取る方法
    3. 11.3 サポート・リソース
    4. 11.4 Trademarks
    5. 11.5 静電気放電に関する注意事項
    6. 11.6 用語集
  13. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Inter IC Sound (I2S) Interface

The standard I2S protocol is defined for only two channels: left and right. In I2S mode, the MSB of the left slot 0 is transmitted on the falling edge of BCLK in the second cycle after the falling edge of FSYNC. The MSB of the right slot 0 is transmitted on the falling edge of BCLK in the second cycle after the rising edge of FSYNC. Each subsequent data bit is transmitted on the falling edge of BCLK. In master mode, FSYNC is transmitted on the rising edge of BCLK. Figure 8-4 and Figure 8-5 show the protocol timing for I2S operation in target and controller mode of operation.

GUID-F9886EBF-5306-4921-BC55-C90F1CC6F18A-low.gif Figure 8-4 I2S Mode Protocol Timing (MD0 shorted to ground) in Target Mode
GUID-20210324-CA0I-TX1W-HVVN-MKQ1WJ0WJKHL-low.gif Figure 8-5 I2S Protocol Timing (MD0 shorted to AVDD) In Controller Mode

For proper operation of the audio bus in I2S mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels (including left and right slots) times the 32-bits word length of the output channel data. The device FSYNC low pulse must be a number of BCLK cycles wide that is greater than or equal to the number of active left slots times the 32-bits data word length. Similarly, the FSYNC high pulse must be a number of BCLK cycles wide that is greater than or equal to the number of active right slots times the 32-bits data word length. The device transmit zero data value on SDOUT for the extra unused bit clock cycles.