10.1.7 System Reset Operation
Immediately following any type of system reset (power-up reset, PWRGOOD reset, and so forth), the DLPC350 controller automatically returns to NORMAL power mode and returns to the following state:
- All GPIO 3-state and as a result all GPIO-controlled voltage switches default to enabling power to all the DLPC350 supply lines (assuming that these outputs are externally pulled-high).
- The master PLL remains active (it is only reset on a power-up reset) and most of the derived clocks are active. However, only those resets associated with the internal processor and its peripherals are released.
- The internal processor associated clocks default to their full clock rates, as boot-up occurs at full speed.
- The PLL feeding the DDR DMD interface (PLLD) defaults to its power-down mode, and all derived clocks are inactive with the corresponding resets asserted.
- The DMD interface (except DMD_DRC_OE) default outputs to a logic low state. DMD_DRC_OE defaults to 3-state, but should be pulled high via an external 30- to 51-kΩ pullup resistor on the PCB.
- All resets output by the DLPC350 controller remain asserted until released by the internal processor (after boot-up).
- The DLPC350 controller boots-up from external flash. After the DLPC350 controller boots, it:
- Configures the programmable DDR clock generator (DCG) clock rates (that is, the DMD LPDDR interface rate).
- Enables the DCG PLL (PLLD) while holding the divider logic in reset.
- After the DCG PLL locks, the firmware sets the DMD clock rates.
- The DLPC350 firmware then releases the DCG divider logic resets, which in turn, enables all derived DCG clocks.
- After the clocks are configured, an internal memory test is performed. See Figure 23 and note that GPIO26 is the INIT_DONE signal.
Application software should wait for a wake-up command from the user. After the controller is requested to wake-up, the software should place the controller back in NORMAL mode and re-initialize clocks and resets as required. See reset timing requirements in Reset Timing Requirements.