The 'ALS193A are synchronous, reversible, 4-bit up/down binary counters. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.
The outputs of the four flip-flops are triggered on a low-to-high-level transition of either count/clock (UP or DOWN) input. The direction of the count is determined by which count input is pulsed while the other count input is high.
All four counters are fully programmable; that is, each output may
be preset to either level by placing a low on the load (
) input and entering the desired
data at the data inputs. The output changes to agree with the data
inputs independently of the count pulses. This feature allows the
counters to be used as modulo-N dividers by simply modifying the
count length with the preset inputs.
A high level applied to the clear (CLR) input forces all outputs
to the low level. The clear function is independent of the count and
i nputs. The
UP, DOWN, and inputs are
buffered to lower the drive requirement, which significantly reduces
the loading on, or current required by, clock drivers, etc., for long
parallel words.
These counters are designed to be cascaded without the need for
external circuitry. The borrow (
) output produces a low-level pulse while the count is
zero (all Q outputs low) and the DOWN input is low. Similarily, the
carry (CO\) output produces a low-level pulse while the count is 9 or
15 (all Q outputs high) and the UP input is low. The counters can
then be easily cascaded by feeding and 
to the
count-down and count-up inputs, respectively, of the succeeding
counter.
The SN54ALS193A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS193A is characterized for operation from 0°C to 70°C.
| Tipo | Título | Fecha | ||
|---|---|---|---|---|
| * | Data sheet | Synchronous 4-Bit Up/Down Binary Counters With Dual Clock And Clear datasheet (Rev. C) | 01 jul 1996 | |
| Selection guide | Logic Guide (Rev. AB) | 12 jun 2017 | ||
| Application note | Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) | 02 dic 2015 | ||
| User guide | LOGIC Pocket Data Book (Rev. B) | 16 ene 2007 | ||
| Application note | Semiconductor Packing Material Electrostatic Discharge (ESD) Protection | 08 jul 2004 | ||
| Application note | TI IBIS File Creation, Validation, and Distribution Processes | 29 ago 2002 | ||
| Application note | Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) | 01 ago 1997 | ||
| Application note | Designing With Logic (Rev. C) | 01 jun 1997 | ||
| Application note | Input and Output Characteristics of Digital Integrated Circuits | 01 oct 1996 | ||
| Application note | Live Insertion | 01 oct 1996 | ||
| Application note | Advanced Schottky (ALS and AS) Logic Families | 01 ago 1995 |
Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.
El módulo de evaluación 14-24-LOGIC-EVM (EVM) está diseñado para admitir cualquier dispositivo lógico que esté en un encapsulado D, DW, DB, NS, PW, DYY o DGV de 14 a 24 pines.
| Paquete | Pasadores | Descargar |
|---|---|---|
| PDIP (N) | 16 | Ver opciones |
| SOIC (D) | 16 | Ver opciones |
El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.
Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI.