Inicio Relojes y sincronización Búferes de reloj
Inicio
Relojes y sincronización
Búferes de reloj

TLC2932

NO RECOMENDADO PARA NUEVOS DISEÑOS

Bucle de bloqueo de fase

Haga su pedido ahora
Hoja de datos

TLC2932

NO RECOMENDADO PARA NUEVOS DISEÑOS
Hoja de datos Haga su pedido ahora

Detalles del producto

Function Zero-delay Operating temperature range (°C) to Rating Catalog
Function Zero-delay Operating temperature range (°C) to Rating Catalog
TSSOP (PW) 14 32 mm² 5 x 6.4
  • Voltage-Controlled Oscillator (VCO) Section:
    • Complete Oscillator Using Only One
      External Bias Resistor (RBIAS)
    • Lock Frequency:
      22 MHz to 50 MHz (VDD = 5 V ±5%,
      TA = -20°C to 75°C, ×1 Output)
      11 MHz to 25 MHz (VDD = 5 V ±5%,
      TA = -20°C to 75°C, ×1/2 Output)
    • Output Frequency...×1 and ×1/2
      Selectable
  • Phase-Frequency Detector (PFD) Section Includes a High-Speed Edge-Triggered Detector With Internal Charge Pump
  • Independent VCO, PFD Power-Down Mode
  • Thin Small-Outline Package (14 terminal)
  • CMOS Technology
  • Typical Applications:
    • Frequency Synthesis
    • Modulation/Demodulation
    • Fractional Frequency Division
  • Application Report Available
  • CMOS Input Logic Level

TLC2932 Phase-Locked-Loop Building Block With Analog Voltage-Controlled Oscillator and Phase Frequency Detector (SLAA011).
  • Voltage-Controlled Oscillator (VCO) Section:
    • Complete Oscillator Using Only One
      External Bias Resistor (RBIAS)
    • Lock Frequency:
      22 MHz to 50 MHz (VDD = 5 V ±5%,
      TA = -20°C to 75°C, ×1 Output)
      11 MHz to 25 MHz (VDD = 5 V ±5%,
      TA = -20°C to 75°C, ×1/2 Output)
    • Output Frequency...×1 and ×1/2
      Selectable
  • Phase-Frequency Detector (PFD) Section Includes a High-Speed Edge-Triggered Detector With Internal Charge Pump
  • Independent VCO, PFD Power-Down Mode
  • Thin Small-Outline Package (14 terminal)
  • CMOS Technology
  • Typical Applications:
    • Frequency Synthesis
    • Modulation/Demodulation
    • Fractional Frequency Division
  • Application Report Available
  • CMOS Input Logic Level

TLC2932 Phase-Locked-Loop Building Block With Analog Voltage-Controlled Oscillator and Phase Frequency Detector (SLAA011).

The TLC2932I is designed for phase-locked-loop (PLL) systems and is composed of a voltage-controlled oscillator (VCO) and an edge-triggered-type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor (RBIAS). The VCO has a 1/2 frequency divider at the output stage. The high-speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions, which can be used as a power-down mode. The TLC2932I is suitable for use as a high-performance PLL due to the high speed and stable oscillation capability of the device.

The TLC2932I is designed for phase-locked-loop (PLL) systems and is composed of a voltage-controlled oscillator (VCO) and an edge-triggered-type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor (RBIAS). The VCO has a 1/2 frequency divider at the output stage. The high-speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions, which can be used as a power-down mode. The TLC2932I is suitable for use as a high-performance PLL due to the high speed and stable oscillation capability of the device.
filter Buscar otro/a Búferes de reloj
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 3
Tipo Título Fecha
* Data sheet High-Performance Phase-Locked Loop datasheet (Rev. E) 12 may 1997
User guide TLC2932 Evaluation Module Technical Reference (Rev. A) 02 oct 1997
Application note TLC2932 PLL Building Block w/ Analog Voltage-Controlled Oscillator (Rev. B) 18 sep 1997

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Paquete Pasadores Descargar
TSSOP (PW) 14 Ver opciones
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos