Inicio Gestión de la energía Controladores de compuertas Drivers de compuerta aislados

UCC20225A-Q1

ACTIVO

Controlador de puerta aislada de doble canal (4 A/6 A) y 2.5 kVrms con entrada de PWM única y UVLO d

Detalles del producto

Number of channels 2 Isolation rating Functional Withstand isolation voltage (VISO) (Vrms) 2500 Working isolation voltage (VIOWM) (Vrms) 792 Transient isolation voltage (VIOTM) (VPK) 3535 Power switch IGBT, MOSFET, SiCFET Peak output current (A) 6 Features Disable, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 6.5 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 18 Propagation delay time (µs) 0.019 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Automotive Bootstrap supply voltage (max) (V) 792 Rise time (ns) 6 Fall time (ns) 7 Undervoltage lockout (typ) (V) 5
Number of channels 2 Isolation rating Functional Withstand isolation voltage (VISO) (Vrms) 2500 Working isolation voltage (VIOWM) (Vrms) 792 Transient isolation voltage (VIOTM) (VPK) 3535 Power switch IGBT, MOSFET, SiCFET Peak output current (A) 6 Features Disable, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 6.5 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 18 Propagation delay time (µs) 0.019 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Automotive Bootstrap supply voltage (max) (V) 792 Rise time (ns) 6 Fall time (ns) 7 Undervoltage lockout (typ) (V) 5
VLGA (NPL) 13 25 mm² 5 x 5
  • AEC Q100 qualified with:
    • Device temperature grade 1
    • Device HBM ESD classification level H2
    • Device CDM ESD classification level C6
  • Single PWM input, dual output
  • Resistor-programmable dead time
  • 4-A peak source, 6-A peak sink output
  • CMTI greater than 100-V/ns
  • Switching parameters:
    • 19-ns typical propagation delay
    • 5-ns maximum delay matching
    • 6-ns maximum pulse-width distortion
  • 3-V to 18-V input VCCI range
  • Up to 25-V VDD with 5V and 8-V UVLO Options
  • Rejects input transients shorter than 5-ns
  • TTL and CMOS compatible inputs
  • 5-mm x 5-mm space-saving LGA-13 Package
  • Safety-related certifications:
    • 3535-VPK isolation per VDE V 0884-11:2017
    • 2500-VRMS isolation for 1 minute per UL 1577
    • CQC Certification per GB4943.1-2011
  • AEC Q100 qualified with:
    • Device temperature grade 1
    • Device HBM ESD classification level H2
    • Device CDM ESD classification level C6
  • Single PWM input, dual output
  • Resistor-programmable dead time
  • 4-A peak source, 6-A peak sink output
  • CMTI greater than 100-V/ns
  • Switching parameters:
    • 19-ns typical propagation delay
    • 5-ns maximum delay matching
    • 6-ns maximum pulse-width distortion
  • 3-V to 18-V input VCCI range
  • Up to 25-V VDD with 5V and 8-V UVLO Options
  • Rejects input transients shorter than 5-ns
  • TTL and CMOS compatible inputs
  • 5-mm x 5-mm space-saving LGA-13 Package
  • Safety-related certifications:
    • 3535-VPK isolation per VDE V 0884-11:2017
    • 2500-VRMS isolation for 1 minute per UL 1577
    • CQC Certification per GB4943.1-2011

The UCC20225-Q1 family are single-input, dual-output isolated gate drivers with 4-A source and 6-A sink peak current in 5-mm x 5-mm LGA-13. It is designed to drive power transistors up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

The input side is isolated from the two output drivers by a 2.5-kVRMS isolation barrier, with minimum 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two output-side drivers allows working voltage up to 700-VDC.

The UCC20225-Q1 family allow programmable dead time through a resistor on DT pin. A DIS pin shuts down both outputs simultaneously when set high, and allows normal operation when left grounded.

The device accepts VDD supply voltages up to 25-V. A wide VCCI range from 3-V to 18-V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.

With all these advanced features, the UCC20225-Q1 family enables high power density, high efficiency, and robustness in a variety of automotive applications.

The UCC20225-Q1 family are single-input, dual-output isolated gate drivers with 4-A source and 6-A sink peak current in 5-mm x 5-mm LGA-13. It is designed to drive power transistors up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

The input side is isolated from the two output drivers by a 2.5-kVRMS isolation barrier, with minimum 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two output-side drivers allows working voltage up to 700-VDC.

The UCC20225-Q1 family allow programmable dead time through a resistor on DT pin. A DIS pin shuts down both outputs simultaneously when set high, and allows normal operation when left grounded.

The device accepts VDD supply voltages up to 25-V. A wide VCCI range from 3-V to 18-V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.

With all these advanced features, the UCC20225-Q1 family enables high power density, high efficiency, and robustness in a variety of automotive applications.

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Pin por pin con la misma funcionalidad que el dispositivo comparado
UCC20225 ACTIVO Controlador de puerta aislada de doble canal (4 A/6 A) y 2.5 kVrms con entrada de PWM única y UVLO d Non-Q1 version

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 7
Tipo Título Fecha
* Data sheet UCC20225-Q1, UCC20225A-Q1 Isolated Dual-Channel Gate Driver with Single Input in LGA for Automotive 48-V Systems datasheet (Rev. C) PDF | HTML 19 sep 2019
White paper Understanding failure modes in isolators (Rev. B) PDF | HTML 29 ene 2024
Analog Design Journal Why use PSR‐flyback isolated converters in dual‐battery mHEV systems (Rev. A) PDF | HTML 25 may 2023
Application brief External Gate Resistor Selection Guide (Rev. A) 28 feb 2020
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 28 feb 2020
White paper Driving the future of HEV/EV with high-voltage solutions (Rev. B) 16 may 2018
White paper Cities grow smarter through innovative semiconductor technologies 07 jul 2017

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

UCC21225AEVM-365 — Módulo de evaluación UCC21225A de controlador de puerta aislada de doble canal (4 A y 6 A) y 5.7 kVr

UCC21225AEVM-365 is designed for evaluating UCC21225ANPL, which is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current capability in a 5x5 LGA package. This EVM can be used as a reference design for driving power MOSFETs, IGBTs, and SiC MOSFETs with UCC21225A pin (...)
Guía del usuario: PDF
Modelo de simulación

UCC20225A-Q1 PSpice Transient Model

SLUM685.ZIP (51 KB) - PSpice Model
Modelo de simulación

UCC20225A-Q1 Unencrypted PSPICE Transient Model

SLUM719.ZIP (3 KB) - PSpice Model
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Paquete Pasadores Descargar
VLGA (NPL) 13 Ver opciones

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos