Ultra-low jitter BAW VCO based Wireless clocks
- 42-fs typical/ 60-fs maximum RMS jitter at 491.52 MHz
- 47-fs typical/ 65-fs maximum RMS jitter at 245.76 MHz
Three high-performance Digital Phase Locked Loops (DPLLs) with paired Analog Phase Locked Loops (APLLs)
- Programmable DPLL loop bandwidth from 1 mHz to 4 kHz
- < 1-ppt DCO frequency adjustment step size
Four differential or single-ended DPLL inputs
- 1-Hz (1-PPS) to 800-MHz input frequency
- Digital holdover and hitless switching
14 differential outputs with programmable HSDS/LVPECL, LVDS and HSCL output formats
- Up to 18 total frequency outputs when configured with 6 LVCMOS frequency outputs on OUT0_P/N, OUT1_P/N, GPIO1 and GPIO2 and 12 differential outputs
- 1-Hz (1-PPS) to 1250-MHz output frequency with programmable swing and common mode
- PCIe Gen 1 to 6 compliant
I2C, 3-wire SPI, or 4-wire SPI interface
Ambient operating temperature: –40°C to 85°C

Ultra-low jitter BAW VCO based Wireless clocks
- 42-fs typical/ 60-fs maximum RMS jitter at 491.52 MHz
- 47-fs typical/ 65-fs maximum RMS jitter at 245.76 MHz
Three high-performance Digital Phase Locked Loops (DPLLs) with paired Analog Phase Locked Loops (APLLs)
- Programmable DPLL loop bandwidth from 1 mHz to 4 kHz
- < 1-ppt DCO frequency adjustment step size
Four differential or single-ended DPLL inputs
- 1-Hz (1-PPS) to 800-MHz input frequency
- Digital holdover and hitless switching
14 differential outputs with programmable HSDS/LVPECL, LVDS and HSCL output formats
- Up to 18 total frequency outputs when configured with 6 LVCMOS frequency outputs on OUT0_P/N, OUT1_P/N, GPIO1 and GPIO2 and 12 differential outputs
- 1-Hz (1-PPS) to 1250-MHz output frequency with programmable swing and common mode
- PCIe Gen 1 to 6 compliant
I2C, 3-wire SPI, or 4-wire SPI interface
Ambient operating temperature: –40°C to 85°C

The LMK5C33414AS1 is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of wireless communications and infrastructure applications.

The LMK5C33414AS1 is a device bundled with software support for IEEE-1588 PTP synchronization to a primary reference clock source. For more information, contact TI.

The network synchronizer integrates three DPLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth and no external loop filters, maximizing flexibility and ease of use. Each DPLL phase locks a paired APLL to a reference input.

APLL3 features ultra high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology and can generate 491.52-MHz output clocks with 42-fs typical / 60-fs maximum RMS jitter irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 provide options for a second or third frequency and/or synchronization domain.

Reference validation circuitry monitors the DPLL reference clocks and performs a hitless switch between them upon detecting a switchover event. Zero-Delay Mode (ZDM) and phase cancellation may be enabled to control the phase relationship from input to outputs.

The device is fully programmable through I2C or SPI interface. The onboard EEPROM can be used to customize system start-up clocks. The device also features factory default ROM profiles as fallback options.

The LMK5C33414AS1 is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of wireless communications and infrastructure applications.

The LMK5C33414AS1 is a device bundled with software support for IEEE-1588 PTP synchronization to a primary reference clock source. For more information, contact TI.

The network synchronizer integrates three DPLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth and no external loop filters, maximizing flexibility and ease of use. Each DPLL phase locks a paired APLL to a reference input.

APLL3 features ultra high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology and can generate 491.52-MHz output clocks with 42-fs typical / 60-fs maximum RMS jitter irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 provide options for a second or third frequency and/or synchronization domain.

Reference validation circuitry monitors the DPLL reference clocks and performs a hitless switch between them upon detecting a switchover event. Zero-Delay Mode (ZDM) and phase cancellation may be enabled to control the phase relationship from input to outputs.

The device is fully programmable through I2C or SPI interface. The onboard EEPROM can be used to customize system start-up clocks. The device also features factory default ROM profiles as fallback options.

open-in-new

기타 클록 지터 클리너 및 싱크로나이저 찾기

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star

=TI에서 선정한 이 제품의 인기 문서

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.

모두 보기1

	유형	직함		날짜
*	Data sheet	LMK5C33414AS1 Network Synchronizer With JED204B/JED204C and BAW VCO for Wireless Communications datasheet	PDF \| HTML	2023/12/18

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)

요청

패키지	핀	다운로드
VQFN (RGC)	64	옵션 보기

TI의 평가 항목에 대한 표준 약관이 적용됩니다.

LMK5C33414AS1

Three DPLL, three APLL, four-input and 14-output network synchronizer with BAW VCO IEEE-1588 support

LMK5C33414AS1

제품 상세 정보

기술 문서

설계 및 개발

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

주문 및 품질

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

비디오 시리즈

동영상