SN54HC273-DIE

활성

클리어를 지원하는 8진 D형 플립플롭, SN54HC273-DIE

제품 상세 정보

Technology family HC Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Input type CMOS Output type CMOS IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Operating temperature range (°C) 25 to 25 Rating Space
Technology family HC Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Input type CMOS Output type CMOS IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Operating temperature range (°C) 25 to 25 Rating Space
DIESALE (TD) See data sheet
  • Wide Operating Voltage Range
  • Outputs Can Drive Up To 10 LSTTL Loads
  • Low Power Consumption
  • Typical tpd = 12 ns
  • Low Input Current
  • Contain Eight Flip-Flops With
    Single-Rail Outputs
  • Direct Clear Input
  • Applications Include:
    • Buffer/Storage Registers
    • Shift Registers
    • Pattern Generators

  • Wide Operating Voltage Range
  • Outputs Can Drive Up To 10 LSTTL Loads
  • Low Power Consumption
  • Typical tpd = 12 ns
  • Low Input Current
  • Contain Eight Flip-Flops With
    Single-Rail Outputs
  • Direct Clear Input
  • Applications Include:
    • Buffer/Storage Registers
    • Shift Registers
    • Pattern Generators

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기16
유형 직함 날짜
* Data sheet Rad-Tolerant Space Grade Die, Quadruple 2-Input Positive-AND Gate, SN54HC273-DIE datasheet 2013/06/03
Application note Power-Up Behavior of Clocked Devices (Rev. B) PDF | HTML 2022/12/15
Selection guide TI Space Products (Rev. I) 2022/03/03
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 2021/07/26
Selection guide Logic Guide (Rev. AB) 2017/06/12
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015/12/02
User guide LOGIC Pocket Data Book (Rev. B) 2007/01/16
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004/07/08
User guide Signal Switch Data Book (Rev. A) 2003/11/14
Application note TI IBIS File Creation, Validation, and Distribution Processes 2002/08/29
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 1997/06/01
Application note Designing With Logic (Rev. C) 1997/06/01
Application note Input and Output Characteristics of Digital Integrated Circuits 1996/10/01
Application note Live Insertion 1996/10/01
Application note SN54/74HCT CMOS Logic Family Applications and Restrictions 1996/05/01
Application note Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc 1996/04/01

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

패키지 다운로드
DIESALE (TD)

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상