홈 증폭기 연산 증폭기 (op amps) 고속 연산 증폭기(GBW ≥ 50MHz)
홈
증폭기
연산 증폭기 (op amps)
고속 연산 증폭기(GBW ≥ 50MHz)

THS3215

활성

DC-650MHz, 차동-단일 종단, DAC 출력 증폭기

지금 주문
데이터시트

THS3215

활성
데이터시트 지금 주문

제품 상세 정보

Architecture Current FB Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 8 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 15.8 GBW (typ) (MHz) 650 BW at Acl (MHz) 650 Acl, min spec gain (V/V) 3 Slew rate (typ) (V/µs) 3000 Vn at flatband (typ) (nV√Hz) 6.6 Vn at 1 kHz (typ) (nV√Hz) 22 Iq per channel (typ) (mA) 34.5 Vos (offset voltage at 25°C) (max) (mV) 18 Rail-to-rail No Features Differential-to-single-ended conversion, Shutdown Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 48 Input bias current (max) (pA) 4000000 Offset drift (typ) (µV/°C) 58 Iout (typ) (mA) 95 2nd harmonic (dBc) 66 3rd harmonic (dBc) 68 Frequency of harmonic distortion measurement (MHz) 20
Architecture Current FB Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 8 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 15.8 GBW (typ) (MHz) 650 BW at Acl (MHz) 650 Acl, min spec gain (V/V) 3 Slew rate (typ) (V/µs) 3000 Vn at flatband (typ) (nV√Hz) 6.6 Vn at 1 kHz (typ) (nV√Hz) 22 Iq per channel (typ) (mA) 34.5 Vos (offset voltage at 25°C) (max) (mV) 18 Rail-to-rail No Features Differential-to-single-ended conversion, Shutdown Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 48 Input bias current (max) (pA) 4000000 Offset drift (typ) (µV/°C) 58 Iout (typ) (mA) 95 2nd harmonic (dBc) 66 3rd harmonic (dBc) 68 Frequency of harmonic distortion measurement (MHz) 20
VQFN (RGV) 16 16 mm² 4 x 4
  • Input stage: internal gain of 2 V/V
    • Buffered differential inputs
    • Single-ended low impedance output
    • Full-power bandwidth: 350 MHz (2 VPP)
  • Output stage: gain externally configurable
    • Full-power bandwidth: 270 MHz (5 VPP)
    • Slew rate: 3000 V/µs
    • SPDT input switch and multiplexer
  • Full signal path: input stage and output stage
    • HD2 (20 MHz, 5 VPP to 100 Ω load): –66 dBc
    • HD3 (20 MHz, 5 VPP to 100 Ω load): –68 dBc
    • 10 VPP Output to 100 Ω load using split ±6.5 V supply
    • 12 VPP Output to heavy capacitive loads using single 15 V supply
  • Internal DC reference buffer with low-impedance output
  • Power-supply range:
    • Split supply: ±4 V to ±7.9 V
    • Single supply: 8 V to 15.8 V
  • Input stage: internal gain of 2 V/V
    • Buffered differential inputs
    • Single-ended low impedance output
    • Full-power bandwidth: 350 MHz (2 VPP)
  • Output stage: gain externally configurable
    • Full-power bandwidth: 270 MHz (5 VPP)
    • Slew rate: 3000 V/µs
    • SPDT input switch and multiplexer
  • Full signal path: input stage and output stage
    • HD2 (20 MHz, 5 VPP to 100 Ω load): –66 dBc
    • HD3 (20 MHz, 5 VPP to 100 Ω load): –68 dBc
    • 10 VPP Output to 100 Ω load using split ±6.5 V supply
    • 12 VPP Output to heavy capacitive loads using single 15 V supply
  • Internal DC reference buffer with low-impedance output
  • Power-supply range:
    • Split supply: ±4 V to ±7.9 V
    • Single supply: 8 V to 15.8 V

The THS3215 combines the key signal-chain components required to interface with a complementary-current output, digital-to-analog converter (DAC).

The flexibility provided by this two-stage amplifier system delivers the low distortion, dc-coupled, differential to single-ended signal processing required by a wide range of systems.The input stage buffers the DAC resistive termination, and converts the signal from differential to single-ended with a fixed gain of 2 V/V. The differential to single-ended output is available externally for direct use, and can also be connected through an RLC filter or attenuator to the input of an internal output power stage (OPS). The wideband, current-feedback, output power stage provides all pins externally for flexible gain setting.

An internal 2 × 1 multiplexer (mux) to the output power stage noninverting input provides an easy means to select between the internal differential-to-single-ended stage (D2S) output or an external input.

An optional on-chip midsupply buffer provides a wideband, low-output-impedance source for biasing during single-supply operation through the signal-path stages. This feature provides very simple biasing for single-supply, ac-coupled applications operating up to a maximum 15.8-V supply. An external input to this buffer allows for a dc error-correction loop, or a simple output dc offset feature.

A companion device, the THS3217, provides the same functional features at higher quiescent power and bandwidth. The THS3215 and THS3217 support the emerging high-speed Texas Instruments DACs for AWG applications, such as the DAC38J82.

The THS3215 combines the key signal-chain components required to interface with a complementary-current output, digital-to-analog converter (DAC).

The flexibility provided by this two-stage amplifier system delivers the low distortion, dc-coupled, differential to single-ended signal processing required by a wide range of systems.The input stage buffers the DAC resistive termination, and converts the signal from differential to single-ended with a fixed gain of 2 V/V. The differential to single-ended output is available externally for direct use, and can also be connected through an RLC filter or attenuator to the input of an internal output power stage (OPS). The wideband, current-feedback, output power stage provides all pins externally for flexible gain setting.

An internal 2 × 1 multiplexer (mux) to the output power stage noninverting input provides an easy means to select between the internal differential-to-single-ended stage (D2S) output or an external input.

An optional on-chip midsupply buffer provides a wideband, low-output-impedance source for biasing during single-supply operation through the signal-path stages. This feature provides very simple biasing for single-supply, ac-coupled applications operating up to a maximum 15.8-V supply. An external input to this buffer allows for a dc error-correction loop, or a simple output dc offset feature.

A companion device, the THS3217, provides the same functional features at higher quiescent power and bandwidth. The THS3215 and THS3217 support the emerging high-speed Texas Instruments DACs for AWG applications, such as the DAC38J82.
open-in-new 기타 고속 연산 증폭기(GBW ≥ 50MHz) 찾기
다운로드 스크립트와 함께 비디오 보기 동영상

관심 가지실만한 유사 제품

open-in-new 대안 비교
다른 핀 출력을 지원하지만 비교 대상 장치와 동일한 기능
THS3491 활성 900MHz 고전력 출력 전류 피드백 증폭기 Single channel, wider supply (32V), higher slew rate (8,000V/µs), 420mA high power output

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기5
유형 직함 날짜
* Data sheet THS3215 650-MHz, Differential to Single-Ended DAC Output Amplifier datasheet (Rev. C) PDF | HTML 2021/06/18
Technical article 3 common questions when designing with high-speed amplifiers PDF | HTML 2020/07/17
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017/03/28
EVM User's guide THS3215EVM and THS3217EVM User's Guide (Rev. A) 2016/04/06
Application note Noise Analysis for High Speed Op Amps (Rev. A) 2005/01/17

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

THS3215EVM — THS3215 평가 모듈

This evaluation module (EVM) is a demonstration fixture for the THS3215 wideband, differential DAC to single-ended line driver. The EVM provides 50-Ω input and output termination for easy evaluation with common 50-Ω test equipment. The THS3215EVM enables performance evaluation of each (...)
사용 설명서: PDF
TI.com에서 구매할 수 없습니다
시뮬레이션 모델

THS3215 PSpice Model

SBOMBQ3.ZIP (64 KB) - PSpice Model
다운로드
시뮬레이션 모델

THS3215 TINA-TI Reference Design (Rev. A)

SBOM979A.TSC (62 KB) - TINA-TI Reference Design
다운로드
시뮬레이션 모델

THS3215 TINA-TI Spice Model

SBOM978.ZIP (15 KB) - TINA-TI Spice Model
다운로드
계산 툴

ANALOG-ENGINEER-CALC — 아날로그 엔지니어의 계산기

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
옵션 보기
계산 툴

VOLT-DIVIDER-CALC — Voltage divider calculation tool

The voltage divider calculation tool (VOLT-DIVIDER-CALC) quickly determines a set of resistors for a voltage divider. This KnowledgeBase JavaScript utility can be used to find a set of resistors for a voltage divider to achieve the desired output voltage. VOLT-DIVIDER-CALC can also be used to (...)
지금 설계하기
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
요청
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
옵션 보기
패키지 핀 다운로드
VQFN (RGV) 16 옵션 보기
TI의 평가 항목에 대한 표준 약관이 적용됩니다.

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

포럼 주제 모두 보기(영문)

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상