首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC

DS42MB200

現行

具 Tx 預強調和 Rx 等化的雙 4.25 Gbps 2:1/1:2 CML 多工器/緩衝器

立即訂購
產品規格表

DS42MB200

現行
產品規格表 立即訂購

產品詳細資料

Function Equalizer, Mux buffer Protocols CML, LVDS, LVPECL Number of transmitters 2, 4 Number of receivers 2, 4 Supply voltage (V) 3.3 Signaling rate (MBits) 4250 Input signal CML Output signal CML Rating Catalog Operating temperature range (°C) -40 to 85
Function Equalizer, Mux buffer Protocols CML, LVDS, LVPECL Number of transmitters 2, 4 Number of receivers 2, 4 Supply voltage (V) 3.3 Signaling rate (MBits) 4250 Input signal CML Output signal CML Rating Catalog Operating temperature range (°C) -40 to 85
WQFN (NJU) 48 49 mm² 7 x 7
  • 1– 4.25 Gbps Fully Differential Data Paths
  • Fixed Input Equalization
  • Programmable Output Pre-emphasis
  • Independent Switch and Line Side Pre-emphasis Controls
  • Programmable Switch-side Loopback Mode
  • On-chip Terminations
  • +3.3V Dupply
  • ESD Rating HBM 6 kV
  • Lead-less WQFN-48 Package (7mmx7mmx0.8mm, 0.5mm Pitch)
  • –40°C to +85°C Operating Temperature Range

All trademarks are the property of their respective owners.

  • 1– 4.25 Gbps Fully Differential Data Paths
  • Fixed Input Equalization
  • Programmable Output Pre-emphasis
  • Independent Switch and Line Side Pre-emphasis Controls
  • Programmable Switch-side Loopback Mode
  • On-chip Terminations
  • +3.3V Dupply
  • ESD Rating HBM 6 kV
  • Lead-less WQFN-48 Package (7mmx7mmx0.8mm, 0.5mm Pitch)
  • –40°C to +85°C Operating Temperature Range

All trademarks are the property of their respective owners.

The DS42MB200 is a dual signal conditioning 2:1 multiplexer and 1:2 fan-out buffer designed for use in backplane redundancy applications. Signal conditioning features include input equalization and programmable output pre-emphasis that enable data communication in FR4 backplanes up to 4.25 Gbps. Each input stage has a fixed equalizer to reduce ISI distortion from board traces.

All output drivers have 4 selectable steps of pre-emphasis to compensate for transmission losses from long FR4 backplanes and reduce deterministic jitter. The pre-emphasis levels can be independently controlled for the line-side and switch-side drivers. The internal loopback paths from switch-side input to switch-side output enable at-speed system testing. All receiver inputs are internally terminated with 100Ω differential terminating resistors. All driver outputs are internally terminated with 50Ω to VCC.

The DS42MB200 is a dual signal conditioning 2:1 multiplexer and 1:2 fan-out buffer designed for use in backplane redundancy applications. Signal conditioning features include input equalization and programmable output pre-emphasis that enable data communication in FR4 backplanes up to 4.25 Gbps. Each input stage has a fixed equalizer to reduce ISI distortion from board traces.

All output drivers have 4 selectable steps of pre-emphasis to compensate for transmission losses from long FR4 backplanes and reduce deterministic jitter. The pre-emphasis levels can be independently controlled for the line-side and switch-side drivers. The internal loopback paths from switch-side input to switch-side output enable at-speed system testing. All receiver inputs are internally terminated with 100Ω differential terminating resistors. All driver outputs are internally terminated with 50Ω to VCC.
open-in-new 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet DS42MB200 Dual 4.25Gbps 2:1/1:2 CML Mux/Buffer w/Transmit Pre-Emph & Rcve Equal datasheet (Rev. G) 2013年 4月 18日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
檢視選項
封裝 引腳 下載
WQFN (NJU) 48 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片