REF5010
- Low temperature drift:
- High-grade: 3 ppm/°C (maximum)
- Standard-grade: 8 ppm/°C (maximum)
- High accuracy:
- High-grade: 0.05% (maximum)
- Standard-grade: 0.1% (maximum)
- Low noise: 3 µV PP/V
- Excellent long-term stability:
- 22 ppm after first 1000 hours (SOIC-8)
- 50 ppm after first 1000 hours (VSSOP-8)
- High-output current: ±10 mA
- Temperature range: –40°C to 125°C
The REF50xx is a family of low-noise, low-drift, very high precision voltage references. These references are capable of both sinking and sourcing current, and have excellent line and load regulation.
Excellent temperature drift (3 ppm/°C) and high accuracy (0.05%) are achieved using proprietary design techniques. These features, combined with very low noise, make the REF50xx family an excellent choice for use in high-precision data acquisition systems.
Each reference voltage is available in both high grade (REF50xxIDGK and REF50xxID) and standard grade (REF50xxAIDGK and REF50xxAID). The reference voltages are offered in 8-pin VSSOP and SOIC packages, and are specified from –40°C to 125°C.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference datasheet (Rev. K) | PDF | HTML | 2023年 6月 15日 |
| Application note | Voltage Reference Selection and Design Tips For Data Converters (Rev. B) | PDF | HTML | 2024年 1月 9日 | |
| Application note | Analog Time Gain Control (ATGC) Solutions for TI’s Ultrasound AFE | PDF | HTML | 2023年 5月 18日 | |
| Application note | Stacking the REF50xx for High-Voltage References (Rev. B) | PDF | HTML | 2023年 4月 25日 | |
| E-book | Tips and tricks for designing with voltage references (Rev. A) | 2021年 5月 7日 | ||
| Application note | Long-Term Drift in Voltage References | PDF | HTML | 2021年 3月 25日 | |
| Application note | Low-Noise Negative Reference Design with REF5025 | 2019年 12月 1日 | ||
| E-book | Voltage Supervisor and Reset ICs: Tips, Tricks and Basics | 2019年 6月 28日 | ||
| White paper | Voltage reference selection basics white paper (Rev. A) | 2018年 10月 23日 | ||
| Application brief | Level Shifting Signals With Differential Amplifiers (Rev. A) | 2018年 4月 2日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
DIP-ADAPTER-EVM — DIP 轉接器評估模組
Speed up your op amp prototyping and testing with the DIP-Adapter-EVM, which provides a fast, easy and inexpensive way to interface with small, surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them directly to existing circuits.
The (...)
Ultra-Low-Noise Time Gain Control (TGC) Circuit Using Different DAC Devices (Rev. A)
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TIDA-01427 — 適用於超音波的 2.3 nV/√Hz 差分、時間增益控制 (TGC) DAC 參考設計
| 封裝 | 引腳 | 下載 |
|---|---|---|
| SOIC (D) | 8 | 檢視選項 |
| VSSOP (DGK) | 8 | 檢視選項 |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 資格摘要
- 進行中可靠性監測
- 晶圓廠位置
- 組裝地點