SN55HVD233-SEP

現行

採用強化型航太塑膠封裝且具有待機模式的耐輻射 3.3V CAN 收發器

產品詳細資料

Protocols CAN Number of channels 1 Supply voltage (V) 3 to 3.6 Bus fault voltage (V) -16 to 16 Signaling rate (max) (Bits) 1000000 Rating Space
Protocols CAN Number of channels 1 Supply voltage (V) 3 to 3.6 Bus fault voltage (V) -16 to 16 Signaling rate (max) (Bits) 1000000 Rating Space
SOIC (D) 8 29.4 mm² 4.9 x 6
  • VID V62/18617
  • Radiation Hardened
    • Single Event Latch-up (SEL) Immune to 43 MeV-cm2/mg at 125°C
    • ELDRS Free to 30 krad(Si)
    • Total Ionizing Dose (TID) RLAT for Every Wafer Lot up to 20 krad(Si)
  • Space Enhanced Plastic
    • Controlled Baseline
    • Gold Wire
    • NiPdAu Lead Finish
    • One Assembly and Test Site
    • One Fabrication Site
    • Available in Military (–55°C to 125°C) Temperature Range
    • Extended Product Life Cycle
    • Extended Product-Change Notification
    • Product Traceability
    • Enhanced Mold Compound for Low Outgassing
  • Compatible With ISO 11898-2
  • Bus Pins Fault Protection Exceeds ±16 V
  • Bus Pins ESD Protection Exceeds ±14-kV HBM
  • Data Rates up to 1 Mbps
  • Extended –7-V to 12-V Common Mode Range
  • High-Input Impedance Allows for 120 Nodes
  • LVTTL I/Os are 5-V Tolerant
  • Adjustable Driver Transition Times for Improved Signal Quality
  • Unpowered Node Does Not Disturb the Bus
  • Low-Current Standby Mode, 200-µA Typical
  • Loopback for Diagnostic Functions
  • Thermal Shutdown Protection
  • Power Up and Power Down With Glitch-Free Bus Inputs and Outputs
    • High-Input Impedance With Low VCC
    • Monolithic Output During Power Cycling
  • VID V62/18617
  • Radiation Hardened
    • Single Event Latch-up (SEL) Immune to 43 MeV-cm2/mg at 125°C
    • ELDRS Free to 30 krad(Si)
    • Total Ionizing Dose (TID) RLAT for Every Wafer Lot up to 20 krad(Si)
  • Space Enhanced Plastic
    • Controlled Baseline
    • Gold Wire
    • NiPdAu Lead Finish
    • One Assembly and Test Site
    • One Fabrication Site
    • Available in Military (–55°C to 125°C) Temperature Range
    • Extended Product Life Cycle
    • Extended Product-Change Notification
    • Product Traceability
    • Enhanced Mold Compound for Low Outgassing
  • Compatible With ISO 11898-2
  • Bus Pins Fault Protection Exceeds ±16 V
  • Bus Pins ESD Protection Exceeds ±14-kV HBM
  • Data Rates up to 1 Mbps
  • Extended –7-V to 12-V Common Mode Range
  • High-Input Impedance Allows for 120 Nodes
  • LVTTL I/Os are 5-V Tolerant
  • Adjustable Driver Transition Times for Improved Signal Quality
  • Unpowered Node Does Not Disturb the Bus
  • Low-Current Standby Mode, 200-µA Typical
  • Loopback for Diagnostic Functions
  • Thermal Shutdown Protection
  • Power Up and Power Down With Glitch-Free Bus Inputs and Outputs
    • High-Input Impedance With Low VCC
    • Monolithic Output During Power Cycling

The SN55HVD233-SEP is used in applications employing the controller area network (CAN) serial communication physical layer in accordance with the ISO 11898 standard. As a CAN transceiver, the device provides transmit and receive capability between the differential CAN bus and a CAN controller, with signaling rates up to 1 Mbps.

Designed for operation in especially harsh radiation environments, the SN55HVD233-SEP features cross-wire, overvoltage, loss of ground protection to ±16 V, and overtemperature (thermal shutdown) protection. This device operates over a wide –7-V to 12-V common mode range. This transceiver is the interface between the host CAN controller on the microprocessor, FPGA, or ASIC, and the differential CAN bus used in satellite applications.

Modes: The RS, pin 8 of the SN55HVD233-SEP, provides for three modes of operation: high-speed, slope control, or low-power standby mode. The user selects the high-speed mode of operation by connecting pin 8 directly to ground, allowing the driver output transistors to switch on and off as fast as possible with no limitation on the rise and fall slope. The user can adjust the rise and fall slope by connecting a resistor to ground at pin 8, because the slope is proportional to the pin’s output current. Slope control is implemented with a resistor value of 0 Ω to achieve a single ended slew rate of approximately 38 V/µs, and up to a value of 50 kΩ to achieve approximately 4-V/µs slew rate. For more information about slope control, refer to the Application and Implementation section.

The SN55HVD233-SEP enters a low-current standby (listen-only) mode during which the driver is switched off and the receiver remains active if a high logic level is applied to pin 8. The local protocol controller reverses this low-current standby mode when it needs to transmit to the bus. For more information on the loopback mode, refer to the Application Information section.

Loopback: A logic high on the loopback LBK pin 5 of the SN55HVD233-SEP places the bus output and bus input in a high-impedance state. The remaining circuit remains active and available for driver-to-receiver loopback, self-diagnostic node functions without disturbing the bus.

CAN bus states: The CAN bus has two states during powered operation of the device: dominant and recessive. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the D and R pin. A recessive bus state is when the bus is biased to VCC / 2 through the high-resistance internal input resistors RIN of the receiver, corresponding to a logic high on the D and R pins (see Bus States (Physical Bit Representation) and Simplified Recessive Common Mode Bias and Receiver).

The SN55HVD233-SEP is used in applications employing the controller area network (CAN) serial communication physical layer in accordance with the ISO 11898 standard. As a CAN transceiver, the device provides transmit and receive capability between the differential CAN bus and a CAN controller, with signaling rates up to 1 Mbps.

Designed for operation in especially harsh radiation environments, the SN55HVD233-SEP features cross-wire, overvoltage, loss of ground protection to ±16 V, and overtemperature (thermal shutdown) protection. This device operates over a wide –7-V to 12-V common mode range. This transceiver is the interface between the host CAN controller on the microprocessor, FPGA, or ASIC, and the differential CAN bus used in satellite applications.

Modes: The RS, pin 8 of the SN55HVD233-SEP, provides for three modes of operation: high-speed, slope control, or low-power standby mode. The user selects the high-speed mode of operation by connecting pin 8 directly to ground, allowing the driver output transistors to switch on and off as fast as possible with no limitation on the rise and fall slope. The user can adjust the rise and fall slope by connecting a resistor to ground at pin 8, because the slope is proportional to the pin’s output current. Slope control is implemented with a resistor value of 0 Ω to achieve a single ended slew rate of approximately 38 V/µs, and up to a value of 50 kΩ to achieve approximately 4-V/µs slew rate. For more information about slope control, refer to the Application and Implementation section.

The SN55HVD233-SEP enters a low-current standby (listen-only) mode during which the driver is switched off and the receiver remains active if a high logic level is applied to pin 8. The local protocol controller reverses this low-current standby mode when it needs to transmit to the bus. For more information on the loopback mode, refer to the Application Information section.

Loopback: A logic high on the loopback LBK pin 5 of the SN55HVD233-SEP places the bus output and bus input in a high-impedance state. The remaining circuit remains active and available for driver-to-receiver loopback, self-diagnostic node functions without disturbing the bus.

CAN bus states: The CAN bus has two states during powered operation of the device: dominant and recessive. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the D and R pin. A recessive bus state is when the bus is biased to VCC / 2 through the high-resistance internal input resistors RIN of the receiver, corresponding to a logic high on the D and R pins (see Bus States (Physical Bit Representation) and Simplified Recessive Common Mode Bias and Receiver).

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品
最新 TCAN3413 現行 具靈活 IO 和待機模式的 3.3-V CAN FD 收發器 Catalog version

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 13
類型 標題 日期
* Data sheet SN55HVD233-SEP 3.3-V Radiation Hardened CAN Transceiver in Space Enhanced Plastic datasheet PDF | HTML 2018年 12月 7日
* VID SN55HVD233-SEP VID V6218617 2020年 8月 6日
* Radiation & reliability report SN55HVD233-SEP Space EP Process Flow and Reliability Report 2019年 4月 24日
* Radiation & reliability report SN55HVD233-SEP Total Ionizing Dose (TID) Radiation Report 2019年 1月 11日
* Radiation & reliability report Single-Event Latch-Up Test Report of the SN55HVD233-SEP CAN Bus Transceiver 2018年 12月 14日
Technical article 航太級強化產品如何因應低地球軌道應用的挑戰 (Rev. A) PDF | HTML 2024年 1月 11日
Application note Reduce the Risk in Low-Earth Orbit Missions with Space Enhanced Plastic Products (Rev. A) PDF | HTML 2022年 9月 15日
Selection guide TI Space Products (Rev. I) 2022年 3月 3日
Application brief Space-Grade, 30-krad, Isolated CAN Serial Transceiver Circuit PDF | HTML 2021年 6月 1日
User guide TCAN Evaluation Module (Rev. A) 2021年 3月 16日
Application note Introduction to the Controller Area Network (CAN) (Rev. B) PDF | HTML 2016年 5月 19日
Application note Overview of 3.3V CAN (Controller Area Network) Transceivers 2013年 1月 22日
Application note Critical Spacing of CAN Bus Connections (Rev. A) 2009年 1月 22日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TCAN1042DEVM — TCAN10xx 控制器區域網路 (CAN) 評估模組

The evaluation module (EVM) comes with the TCAN1042D CAN transceiver factory installed. The CAN EVM can be reconfigured by a user for use with all TI CAN transceiver families: TCAN33x, SN65HVD23x, SN65HVD25x, SN65HVD10x0 and SN65HVDA54x by replacing the transceiver and setting jumpers on the (...)

使用指南: PDF
TI.com 無法提供
開發板

ALPHA-3P-ADM-VA600-SPACE-AMD — Alpha Data ADM-VA600 套件,使用 AMD Versal 核心 XQRVC1902 ACAP 和 TI 耐輻射產品

外型尺寸採用 6U VPX,強調 AMD-Xilinx® Versal AI Core XQRVC1902 適應性 SoC/FPGA。ADM-VA600 為模組化機板設計,配備一個 FMC+ 連接器、DDR4 DRAM 及系統監控。零組件多數為耐輻射電源管理、介面、時脈與嵌入式處理裝置。

模擬型號

SN65HVD233 IBIS Model (Rev. A)

SLLC326A.ZIP (71 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
SOIC (D) 8 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片