首頁 介面 二極體 ESD 防護二極體
首頁
介面
二極體
ESD 防護二極體

SN65220

現行

單通用序列匯流排埠瞬態電壓抑制器

立即訂購
產品規格表

現在提供此產品的更新版本

open-in-new 比較替代產品
功能相同，但引腳輸出與所比較的產品不同
TPD2E007 現行 適用 AC 訊號資料介面的雙 10-pF、±13-V、±8-kV ESD 防護二極體 TPD2E007 has much better capacitance performance, as well as other specifications.

SN65220

現行
產品規格表 立即訂購

產品詳細資料

Package name SOT-23 Peak pulse power (8/20 μs) (max) (W) 60 Vrwm (V) 6 Bi-/uni-directional Uni-Directional Number of channels 2 IO capacitance (typ) (pF) 35 Breakdown voltage (min) (V) 6.5
Package name SOT-23 Peak pulse power (8/20 μs) (max) (W) 60 Vrwm (V) 6 Bi-/uni-directional Uni-Directional Number of channels 2 IO capacitance (typ) (pF) 35 Breakdown voltage (min) (V) 6.5
SOT-23 (DBV) 6 8.12 mm² 2.9 x 2.8
  • Design to protect submicron 3-V or 5-V circuits from noise transients
  • Port ESD protection capability exceeds:
    • 15-kV human body model
    • 2-kV machine model
  • Available in a WCSP chip-scale package
  • Stand-off voltage: 6 V (minimum)
  • Low current leakage: 1-µA maximum at 6 V
  • Low capacitance: 35-pF (typical)
  • Design to protect submicron 3-V or 5-V circuits from noise transients
  • Port ESD protection capability exceeds:
    • 15-kV human body model
    • 2-kV machine model
  • Available in a WCSP chip-scale package
  • Stand-off voltage: 6 V (minimum)
  • Low current leakage: 1-µA maximum at 6 V
  • Low capacitance: 35-pF (typical)

The SN65220 device is a dual, and the SN65240 and SN75240 devices are quadruple, unidirectional transient voltage suppressors (TVS). These devices provide electrical noise transient protection to Universal Serial Bus (USB) low and full-speed ports. The input capacitance of 35 pF makes it unsuitable for high-speed USB 2.0 applications.

Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the USB transceiver or the USB ASIC if they are of sufficient magnitude and duration.

The SN65220, SN65240, and SN75240 devices ESD performance is measured at the system level, according to IEC61000-4-2; system design, however, impacts the results of these tests. To accomplish a high compliance level, careful board design and layout techniques are required.

The SN65220 device is a dual, and the SN65240 and SN75240 devices are quadruple, unidirectional transient voltage suppressors (TVS). These devices provide electrical noise transient protection to Universal Serial Bus (USB) low and full-speed ports. The input capacitance of 35 pF makes it unsuitable for high-speed USB 2.0 applications.

Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the USB transceiver or the USB ASIC if they are of sufficient magnitude and duration.

The SN65220, SN65240, and SN75240 devices ESD performance is measured at the system level, according to IEC61000-4-2; system design, however, impacts the results of these tests. To accomplish a high compliance level, careful board design and layout techniques are required.
filter 尋找其它 ESD 防護二極體
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet SNx52x0 USB Port Transient Suppressors datasheet (Rev. J) PDF | HTML 2022年 8月 1日
Selection guide System-Level ESD Protection Guide (Rev. D) 2022年 9月 7日
Application note ESD Packaging and Layout Guide (Rev. B) PDF | HTML 2022年 8月 18日
User guide Generic ESD Evaluation Module User's Guide (Rev. A) PDF | HTML 2021年 9月 27日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ESDEVM — ESD 評估模組

<p>靜電敏感裝置 (ESD) 評估模組 (EVM) 是我們大多數 ESD 產品組合的開發平台。此電路板配備所有傳統 ESD 元件封裝，可測試任意數量的裝置。裝置可以焊接到其相應的元件封裝上，然後進行測試。</p>
<p>對於一般高速 ESD 二極體，會實作阻抗控制的配置以取得 S 參數並取消內嵌電路板軌跡。對於非高速 ESD 二極體，其元件封裝會包含連接至測試點的軌跡，讓您輕鬆執行 DC 測試，例如崩潰電壓、保持電壓、洩漏等。電路板配置也可以透過將訊號針腳短路到訊號所在的任何地方，讓任何裝置針腳都能輕鬆地連接到電源 (V<sub>CC</sub>) 或接地。</p>

使用指南: PDF | HTML
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
檢視選項
參考設計

TIDA-00782 — 使用 DLP® 技術的可攜式、高亮度 HD 投影顯示參考設計

This reference design, featuring the DLP Pico™ 0.45-inch WXGA display chipset enables use of HD resolution for projection display applications such as accessory projectors, smart projectors, mobile Smart TV, built in projectors like projection functionality inside notebooks, laptops and hot (...)
Design guide: PDF
電路圖: PDF
封裝 引腳 下載
SOT-23 (DBV) 6 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片