首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC

SN65LVCP408

現行

8x8 4.25-Gbps 交叉點交換器

立即訂購
產品規格表

SN65LVCP408

現行
產品規格表 立即訂購

產品詳細資料

Function Crosspoint Protocols CML, VML Number of transmitters 8 Number of receivers 8 Supply voltage (V) 3.3 Signaling rate (MBits) 4250 Input signal CML, VML Output signal VML Rating Catalog Operating temperature range (°C) -40 to 85
Function Crosspoint Protocols CML, VML Number of transmitters 8 Number of receivers 8 Supply voltage (V) 3.3 Signaling rate (MBits) 4250 Input signal CML, VML Output signal VML Rating Catalog Operating temperature range (°C) -40 to 85
HTQFP (PAP) 64 144 mm² 12 x 12
  • Up to 4.25 Gbps Operation
  • Non-Blocking Architecture Allows Each
    Output to be Connected to Any Input
  • 30 ps of Deterministic Jitter
  • Selectable Transmit Pre-Emphasis Per Lane
  • Selectable Receive Equalization
  • Available Packaging 64 Pin QFP
  • Propagation Delay Times: 500 ps Typical
  • Inputs Electrically Compatible With
    CML Signal Levels
  • Operates From a Single 3.3-V Supply
  • Ability to 3-STATE Outputs
  • Integrated Termination Resistors
  • I2C™ Control Interface
  • APPLICATIONS
    • Clock Buffering/Clock MUXing
    • Wireless Base Stations
    • High-Speed Network Routing
    • Telecom/Datacom
    • XAUI 802.3ae Protocol Backplane Redundancy

PowerPAD is a trademark of Texas Instruments.
I2C is a trademark of Philips Electronics.
  • Up to 4.25 Gbps Operation
  • Non-Blocking Architecture Allows Each
    Output to be Connected to Any Input
  • 30 ps of Deterministic Jitter
  • Selectable Transmit Pre-Emphasis Per Lane
  • Selectable Receive Equalization
  • Available Packaging 64 Pin QFP
  • Propagation Delay Times: 500 ps Typical
  • Inputs Electrically Compatible With
    CML Signal Levels
  • Operates From a Single 3.3-V Supply
  • Ability to 3-STATE Outputs
  • Integrated Termination Resistors
  • I2C™ Control Interface
  • APPLICATIONS
    • Clock Buffering/Clock MUXing
    • Wireless Base Stations
    • High-Speed Network Routing
    • Telecom/Datacom
    • XAUI 802.3ae Protocol Backplane Redundancy

PowerPAD is a trademark of Texas Instruments.
I2C is a trademark of Philips Electronics.

The SN65LVCP408 is a 8 × 8 non-blocking crosspoint switch in a flow-through pin-out allowing for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 8:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVCP408 incorporates 100- termination resistors for those applications where board space is a premium. Built-in transmit pre-emphasis and receive equalization for superior signal integrity performance.

The SN65LVCP408 is characterized for operation from –40°C to 85°C. (See operating free air condition requirements)

The SN65LVCP408 is a 8 × 8 non-blocking crosspoint switch in a flow-through pin-out allowing for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 8:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVCP408 incorporates 100- termination resistors for those applications where board space is a premium. Built-in transmit pre-emphasis and receive equalization for superior signal integrity performance.

The SN65LVCP408 is characterized for operation from –40°C to 85°C. (See operating free air condition requirements)
open-in-new 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet Gigabit 8x8 CROSSPOINT SWITCH datasheet (Rev. A) 2010年 6月 29日
Selection guide Broadcast and Professional Video Interface Solutions (Rev. E) 2017年 4月 5日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
檢視選項
封裝 引腳 下載
HTQFP (PAP) 64 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片