SN65LVDS302

現行

可編程 27 位元顯示器串聯介面接收器

產品詳細資料

Function Deserializer Protocols Channel-Link I Supply voltage (V) 1.8 Signaling rate (MBits) 1755 Input signal LVDS Output signal CMOS Rating Catalog Operating temperature range (°C) -40 to 85
Function Deserializer Protocols Channel-Link I Supply voltage (V) 1.8 Signaling rate (MBits) 1755 Input signal LVDS Output signal CMOS Rating Catalog Operating temperature range (°C) -40 to 85
NFBGA (ZXH) 80 25 mm² 5 x 5
  • Serial interface technology
  • Compatible with FlatLink™3G such as SN65LVDS301
  • Supports video interfaces up to 24-bit RGB data and 3 control bits received over 1, 2 or 3 SubLVDS differential lines
  • SubLVDS differential voltage levels
  • Up to 1.755-Gbps Data Throughput
  • Three operating modes to conserve power
    • Active mode QVGA: 17 mW
    • Typical shutdown: 0.7 µW
    • Typical standby mode: 27 µW Typical
  • Bus-swap function for PCB-layout flexibility
  • ESD rating > 4 kV (HBM)
  • Pixel clock range of 4 MHz to 65 MHz
  • Failsafe on all CMOS inputs
  • Packaged in 5-mm × 5-mm nFBGA with 0.5-mm ball pitch
  • Very low EMI meets SAE J1752/3 ’Kh’-spec
  • Serial interface technology
  • Compatible with FlatLink™3G such as SN65LVDS301
  • Supports video interfaces up to 24-bit RGB data and 3 control bits received over 1, 2 or 3 SubLVDS differential lines
  • SubLVDS differential voltage levels
  • Up to 1.755-Gbps Data Throughput
  • Three operating modes to conserve power
    • Active mode QVGA: 17 mW
    • Typical shutdown: 0.7 µW
    • Typical standby mode: 27 µW Typical
  • Bus-swap function for PCB-layout flexibility
  • ESD rating > 4 kV (HBM)
  • Pixel clock range of 4 MHz to 65 MHz
  • Failsafe on all CMOS inputs
  • Packaged in 5-mm × 5-mm nFBGA with 0.5-mm ball pitch
  • Very low EMI meets SAE J1752/3 ’Kh’-spec

The SN65LVDS302 receiver de-serializes FlatLink™3G compliant serial input data to 27 parallel data outputs. The SN65LVDS302 receiver contains one shift register to load 30 bits from 1, 2 or 3 serial inputs and latches the 24 pixel bits and 3 control bits out to the parallel CMOS outputs after checking the parity bit. If the parity check confirms correct parity, the Channel Parity Error (CPE) output remains low. If a parity error is detected, the CPE output generates a high pulse while the data output bus disregards the newly-received pixel. Instead, the last data word is held on the output bus for another clock cycle.

The SN65LVDS302 receiver de-serializes FlatLink™3G compliant serial input data to 27 parallel data outputs. The SN65LVDS302 receiver contains one shift register to load 30 bits from 1, 2 or 3 serial inputs and latches the 24 pixel bits and 3 control bits out to the parallel CMOS outputs after checking the parity bit. If the parity check confirms correct parity, the Channel Parity Error (CPE) output remains low. If a parity error is detected, the CPE output generates a high pulse while the data output bus disregards the newly-received pixel. Instead, the last data word is held on the output bus for another clock cycle.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet Programmable 27-Bit Parallel to Serial Receiver datasheet (Rev. E) 2020年 11月 11日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

SN65LVDS302 IBIS Model

SLLC436.ZIP (31 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
NFBGA (ZXH) 80 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片