首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC

SN65MLVD3

現行

單通道 M-LVDS type-2 接收器

立即訂購
產品規格表

SN65MLVD3

現行
產品規格表 立即訂購

產品詳細資料

Function Receiver Protocols M-LVDS Number of transmitters 0 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (MBits) 250 Input signal M-LVDS Output signal LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Receiver Protocols M-LVDS Number of transmitters 0 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (MBits) 250 Input signal M-LVDS Output signal LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
VSON (DRB) 8 9 mm² 3 x 3
  • Low-Voltage Differential 30- Line Receivers for Signaling Rates(1) up to 250Mbps; Clock Frequencies up to 125MHz
  • SN65MLVD2 Type-1 Receiver Incorporates 25 mV of Input Threshold Hysteresis
  • SN65MLVD3 Type-2 Receiver Provides 100 mV Offset Threshold to Detect Open-Circuit and Idle-Bus Conditions
  • Wide Receiver Input Common-Mode Voltage Range, -1 V to 3.4 V, Allows 2 V of Ground Noise
  • Improved VIT (35 mV)
  • Meets or Exceeds the M-LVDS Standard TIA/EIA-899 for Multipoint Topology
  • High Input Impedance with Low Supply Voltage
  • Bus-Pin HBM ESD Protection Exceeds 9 kV
  • Packaged in 8-Pin SON (DRB) 70% Smaller Than 8-Pin SOIC
  • APPLICATIONS
    • Parallel Multipoint Data and Clock Transmission via Backplanes and Cables
    • Cellular Base Stations
    • Central Office Switches
    • Network Switches and Routers

(1) The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).
  • Low-Voltage Differential 30- Line Receivers for Signaling Rates(1) up to 250Mbps; Clock Frequencies up to 125MHz
  • SN65MLVD2 Type-1 Receiver Incorporates 25 mV of Input Threshold Hysteresis
  • SN65MLVD3 Type-2 Receiver Provides 100 mV Offset Threshold to Detect Open-Circuit and Idle-Bus Conditions
  • Wide Receiver Input Common-Mode Voltage Range, -1 V to 3.4 V, Allows 2 V of Ground Noise
  • Improved VIT (35 mV)
  • Meets or Exceeds the M-LVDS Standard TIA/EIA-899 for Multipoint Topology
  • High Input Impedance with Low Supply Voltage
  • Bus-Pin HBM ESD Protection Exceeds 9 kV
  • Packaged in 8-Pin SON (DRB) 70% Smaller Than 8-Pin SOIC
  • APPLICATIONS
    • Parallel Multipoint Data and Clock Transmission via Backplanes and Cables
    • Cellular Base Stations
    • Central Office Switches
    • Network Switches and Routers

(1) The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).

The SN65MLVD2 and SN65MLVD3 are single-channel M-LVDS receivers. These devices are designed in full compliance with the TIA/EIA-899 (M-LVDS) standard, which are optimized to operate at signaling rates up to 250 Mbps. Each receiver channel is controlled by a receive enable (RE). When RE = low, the corresponding channel is enabled; when RE = high, the corresponding channel is disabled.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers (SN65MLVD2) have thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers (SN65MLVD3) implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges.

The devices are characterized for operation from -40°C to 85°C.

The SN65MLVD2 and SN65MLVD3 are single-channel M-LVDS receivers. These devices are designed in full compliance with the TIA/EIA-899 (M-LVDS) standard, which are optimized to operate at signaling rates up to 250 Mbps. Each receiver channel is controlled by a receive enable (RE). When RE = low, the corresponding channel is enabled; when RE = high, the corresponding channel is disabled.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers (SN65MLVD2) have thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers (SN65MLVD3) implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges.

The devices are characterized for operation from -40°C to 85°C.
open-in-new 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 5
類型 標題 日期
* Data sheet Single M-LVDS Receivers datasheet 2006年 11月 2日
Application note An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) PDF | HTML 2023年 6月 22日
Application brief How Far, How Fast Can You Operate MLVDS? 2018年 8月 6日
EVM User's guide Mulitpoint-Low Voltage Differential Sgnaling (M-LVDS) EVM 2007年 6月 29日
Application note SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 2001年 11月 20日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

SN65MLVD2-3EVM — SN65MLVD2-3EVM 評估模組

The SN65MLVD2 and SN65MLVD3 are single-channel M-LVDS receivers. These devices are designed in full compliance with the TIA/EIA-899 (M-LVDS) standard, which are optimized to operate at signaling rates up to250 Mbps. Each receiver channel is controlled by a receive enable (/RE). When /RE = low, (...)

使用指南: PDF
TI.com 無法提供
模擬型號

SN65MLVD2 IBIS Model

SLLC289.ZIP (12 KB) - IBIS Model
下載
模擬型號

SN65MLVD3 IBIS Model

SLLC290.ZIP (12 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
檢視選項
封裝 引腳 下載
VSON (DRB) 8 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片