首頁 介面 RS-485 & RS-422 收發器
首頁
介面
RS-485 & RS-422 收發器

SN75HVD05

不推薦在新設計中採用

高輸出 RS-485 收發器

立即訂購
產品規格表
SN75HVD05 不建議用於新設計
儘管為了支援以前的設計而繼續生產此項產品，但我們並不建議用在新設計上。考量下列其中一項替代產品：
open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
SN65HVD05 現行 高輸出 RS-485 收發器 Replacement

SN75HVD05

不推薦在新設計中採用
產品規格表 立即訂購

產品詳細資料

Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 5 Signaling rate (max) (MBits) 40 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 64 Isolated No Supply current (max) (µA) 15000 Rating Catalog Operating temperature range (°C) 0 to 70
Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 5 Signaling rate (max) (MBits) 40 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 64 Isolated No Supply current (max) (µA) 15000 Rating Catalog Operating temperature range (°C) 0 to 70
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Minimum differential output voltage of 2.5 V Into a 54-Ω load
  • Open-circuit, short-circuit, and idle-bus failsafe receiver
  • 1/8th Unit-load option available (Up to 256 nodes on the bus)
  • Bus-pin ESD protection exceeds 16 kV HBM
  • Driver output slew rate control options
  • Electrically compatible with ANSI TIA/EIA-485-A standard
  • Low-current standby mode: 1 µA typical
  • Glitch-free power-up and power-down protection for hot-plugging applications
  • Pin compatible with industry standard SN75176
  • Minimum differential output voltage of 2.5 V Into a 54-Ω load
  • Open-circuit, short-circuit, and idle-bus failsafe receiver
  • 1/8th Unit-load option available (Up to 256 nodes on the bus)
  • Bus-pin ESD protection exceeds 16 kV HBM
  • Driver output slew rate control options
  • Electrically compatible with ANSI TIA/EIA-485-A standard
  • Low-current standby mode: 1 µA typical
  • Glitch-free power-up and power-down protection for hot-plugging applications
  • Pin compatible with industry standard SN75176

The SN65HVD05, SN75HVD05, SN65HVD06, SN75HVD06, SN65HVD07, and SN75HVD07 combine a 3-state differential line driver and differential line receiver. They are designed for balanced data transmission and interoperate with ANSI TIA/EIA-485-A and ISO 8482E standard-compliant devices. The driver is designed to provide a differential output voltage greater than that required by these standards for increased noise margin. The drivers and receivers have active-high and active-low enables respectively, which can be externally connected together to function as direction control.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/ output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or not powered. These devices feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.

The SN65HVD05, SN75HVD05, SN65HVD06, SN75HVD06, SN65HVD07, and SN75HVD07 combine a 3-state differential line driver and differential line receiver. They are designed for balanced data transmission and interoperate with ANSI TIA/EIA-485-A and ISO 8482E standard-compliant devices. The driver is designed to provide a differential output voltage greater than that required by these standards for increased noise margin. The drivers and receivers have active-high and active-low enables respectively, which can be externally connected together to function as direction control.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/ output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or not powered. These devices feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.
open-in-new 尋找其它 RS-485 & RS-422 收發器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet SN65HVD0x, SN75HVD0x High Output RS-485 Transceivers datasheet (Rev. F) PDF | HTML 2023年 3月 11日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

SN65HVD05, SN75HVD05 IBIS Model (Rev. B)

SLLC121B.ZIP (5 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
檢視選項
封裝 引腳 下載
SOIC (D) 8 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片