THS6212

現行

高速、差動寬頻 PLC/HPLC 線路驅動器放大器

產品詳細資料

Number of channels 1 Architecture PLC Line Driver Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 10 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 28 BW at Acl (MHz) 285 Acl, min spec gain (V/V) 10 Vn at flatband (typ) (nV√Hz) 2.5 Vn at 1 kHz (typ) (nV√Hz) 9 Iq per channel (typ) (mA) 23 Vos (offset voltage at 25°C) (max) (mV) 12 Rail-to-rail No Features Adjustable BW/IQ/IOUT, Shutdown Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 65 Input bias current (max) (pA) 3500000 Offset drift (typ) (µV/°C) 155 GBW (typ) (MHz) 285 Iout (typ) (mA) 665 2nd harmonic (dBc) 86 3rd harmonic (dBc) 101 Frequency of harmonic distortion measurement (MHz) 1
Number of channels 1 Architecture PLC Line Driver Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 10 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 28 BW at Acl (MHz) 285 Acl, min spec gain (V/V) 10 Vn at flatband (typ) (nV√Hz) 2.5 Vn at 1 kHz (typ) (nV√Hz) 9 Iq per channel (typ) (mA) 23 Vos (offset voltage at 25°C) (max) (mV) 12 Rail-to-rail No Features Adjustable BW/IQ/IOUT, Shutdown Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 65 Input bias current (max) (pA) 3500000 Offset drift (typ) (µV/°C) 155 GBW (typ) (MHz) 285 Iout (typ) (mA) 665 2nd harmonic (dBc) 86 3rd harmonic (dBc) 101 Frequency of harmonic distortion measurement (MHz) 1
VQFN (RHF) 24 20 mm² 5 x 4
  • Low power consumption:
    • Full-bias mode: 23 mA
    • Mid-bias mode: 17.5 mA
    • Low-bias mode: 11.9 mA
    • Low-power shutdown mode
    • IADJ pin for variable bias
  • Low noise:
    • Voltage noise: 2.5 nV/√Hz
    • Inverting current noise: 18 pA/√Hz
    • Noninverting current noise: 1.4 pA/√Hz
  • Low distortion:
    • –86-dBc HD2 (1-MHz, 100-Ω differential load)
    • –101-dBc HD3 (1-MHz, 100-Ω differential load)
  • High output current: > 665 mA (25-Ω load)
  • Wide output swing:
    • 49 VPP ( 28-V, 100-Ω differential load)
  • Wide bandwidth: 205 MHz (GDIFF = 10 V/V)
  • PSRR: >55 dB at 1 MHz for good isolation
  • Wide power-supply range: 10 V to 28 V
  • Thermal protection: 175°C (typical)
  • Alternative device with integrated common-mode buffer: THS6222
  • Low power consumption:
    • Full-bias mode: 23 mA
    • Mid-bias mode: 17.5 mA
    • Low-bias mode: 11.9 mA
    • Low-power shutdown mode
    • IADJ pin for variable bias
  • Low noise:
    • Voltage noise: 2.5 nV/√Hz
    • Inverting current noise: 18 pA/√Hz
    • Noninverting current noise: 1.4 pA/√Hz
  • Low distortion:
    • –86-dBc HD2 (1-MHz, 100-Ω differential load)
    • –101-dBc HD3 (1-MHz, 100-Ω differential load)
  • High output current: > 665 mA (25-Ω load)
  • Wide output swing:
    • 49 VPP ( 28-V, 100-Ω differential load)
  • Wide bandwidth: 205 MHz (GDIFF = 10 V/V)
  • PSRR: >55 dB at 1 MHz for good isolation
  • Wide power-supply range: 10 V to 28 V
  • Thermal protection: 175°C (typical)
  • Alternative device with integrated common-mode buffer: THS6222

The THS6212 is a differential line-driver amplifier with a current-feedback architecture. The device is targeted for use in broadband, wideband power line communications (PLC) line driver applications and is fast enough to support transmissions of 14.5-dBm line power up to 30 MHz.

The unique architecture of the THS6212 uses minimal quiescent current and still achieves very high linearity. Differential distortion under full bias conditions is –86-dBc at 1 MHz and reduces to only –71 dBc at 10 MHz. Fixed multiple bias settings allow for enhanced power savings for line lengths where the full performance of the amplifier is not required. To allow for even more flexibility and power savings, an adjustable current pin (IADJ) is available to further lower the bias currents.

The wide output swing of 49 VPP (100-Ω differential load) with 28-V power supplies, coupled with over a 650-mA current drive (25-Ω load), allows for wide dynamic headroom that keeps distortion minimal.

The THS6212 is available in a 24-pin VQFN package.

The THS6212 is a differential line-driver amplifier with a current-feedback architecture. The device is targeted for use in broadband, wideband power line communications (PLC) line driver applications and is fast enough to support transmissions of 14.5-dBm line power up to 30 MHz.

The unique architecture of the THS6212 uses minimal quiescent current and still achieves very high linearity. Differential distortion under full bias conditions is –86-dBc at 1 MHz and reduces to only –71 dBc at 10 MHz. Fixed multiple bias settings allow for enhanced power savings for line lengths where the full performance of the amplifier is not required. To allow for even more flexibility and power savings, an adjustable current pin (IADJ) is available to further lower the bias currents.

The wide output swing of 49 VPP (100-Ω differential load) with 28-V power supplies, coupled with over a 650-mA current drive (25-Ω load), allows for wide dynamic headroom that keeps distortion minimal.

The THS6212 is available in a 24-pin VQFN package.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
THS6222 現行 具有共模緩衝器的差動寬頻 PLC 和 HPLC 線路驅動器 Pin compatible QFN package with integrated common mode buffer and a wider operating supply range of 8V to 32V

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
類型 標題 日期
* Data sheet THS6212 Differential Broadband PLC Line Driver Amplifier datasheet (Rev. E) PDF | HTML 2021年 5月 25日
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017年 3月 28日
Application note Noise Analysis for High Speed Op Amps (Rev. A) 2005年 1月 17日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

THS6212EVM — THS6212 評估模組

The THS6212 Evaluation module (EVM) is used to evaluate the THS6212, which is single-port current-feedback architecture, differential line driver amplifier system in a 24-pin QFN package. The EVM is designed to quickly and easily demonstrate the functionality and performance of THS6212 in a gain (...)
使用指南: PDF
TI.com 無法提供
模擬型號

THS6212 PSpice Model

SBOMBP7.ZIP (62 KB) - PSpice Model
模擬型號

THS6212 TINA-TI Reference Design

SBOM980.TSC (353 KB) - TINA-TI Reference Design
模擬型號

THS6212 TINA-TI Spice Model

SBOM981.ZIP (11 KB) - TINA-TI Spice Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
VQFN (RHF) 24 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片