TPPM0115

現行

12-V 開關模式同步降壓控制器

產品詳細資料

Vin (min) (V) 11.4 Vin (max) (V) 12.6 Operating temperature range (°C) 0 to 70 Control mode Voltage mode Rating Catalog Vout (min) (V) 1 Vout (max) (V) 2.55 Duty cycle (max) (%) 100
Vin (min) (V) 11.4 Vin (max) (V) 12.6 Operating temperature range (°C) 0 to 70 Control mode Voltage mode Rating Catalog Vout (min) (V) 1 Vout (max) (V) 2.55 Duty cycle (max) (%) 100
SOIC (D) 8 29.4 mm² 4.9 x 6
  • DC-DC Synchronous Buck Controller
  • Switching Frequency, 200 kHz (Typ)
  • Programmable Output Voltage, 1 V to 2.5 V ±2%
  • Power Good Function (PWRGD)
  • Input Voltage, 12 V ±5%
  • Drive High Load Current With External Components
  • applications
    • PC Motherboard, Voltage Regulation for System Power
    • DDR Memory Supply (VDDQ or VTT)
    • RDRAM Memory Supply (VDDQ)
    • General Purpose Synchronous Switch Mode Controller

  • DC-DC Synchronous Buck Controller
  • Switching Frequency, 200 kHz (Typ)
  • Programmable Output Voltage, 1 V to 2.5 V ±2%
  • Power Good Function (PWRGD)
  • Input Voltage, 12 V ±5%
  • Drive High Load Current With External Components
  • applications
    • PC Motherboard, Voltage Regulation for System Power
    • DDR Memory Supply (VDDQ or VTT)
    • RDRAM Memory Supply (VDDQ)
    • General Purpose Synchronous Switch Mode Controller

The TPPM0115 is a synchronous buck controller capable of driving two external power FETs 180° out of phase. The device requires a minimum of external standard filter components and switching FETs to regulate the desired output voltage. This is achieved with an internal switching frequency of 200 kHz (typical).

The TPPM0115 switch mode controller and associated circuitry provide efficient voltage regulation of greater than 85%. The output voltage is set by two external resistors. During power up, when the output voltage reaches 90% of the desired value, the power good (PWRGD) output is transitioned high after a short delay of 1 ms to 5 ms. During power down, when the output voltage falls below 90% of the set value, the PWRGD output is pulled low without any delay.

In the event the set output is in an over-voltage condition due to a system fault, the drive to the lower FET turns on to correct the fault. There is a dead time between switching one FET ON while the other FET is switching OFF to prevent cross conduction.

The TPPM0115 is capable of driving high static load currents with minimal ripple on the output (<2%). The phase sense input is used to sense the flow of current through the inductor during flyback to minimize ripple on the output.

To optimize output filter capacitance, the voltage mode control is based on a fixed ON time during the start of the cycle and hysteretic control during load transients. This allows the device to respond and maintain the set regulation voltage.

The TPPM0115 is a synchronous buck controller capable of driving two external power FETs 180° out of phase. The device requires a minimum of external standard filter components and switching FETs to regulate the desired output voltage. This is achieved with an internal switching frequency of 200 kHz (typical).

The TPPM0115 switch mode controller and associated circuitry provide efficient voltage regulation of greater than 85%. The output voltage is set by two external resistors. During power up, when the output voltage reaches 90% of the desired value, the power good (PWRGD) output is transitioned high after a short delay of 1 ms to 5 ms. During power down, when the output voltage falls below 90% of the set value, the PWRGD output is pulled low without any delay.

In the event the set output is in an over-voltage condition due to a system fault, the drive to the lower FET turns on to correct the fault. There is a dead time between switching one FET ON while the other FET is switching OFF to prevent cross conduction.

The TPPM0115 is capable of driving high static load currents with minimal ripple on the output (<2%). The phase sense input is used to sense the flow of current through the inductor during flyback to minimize ripple on the output.

To optimize output filter capacitance, the voltage mode control is based on a fixed ON time during the start of the cycle and hysteretic control during load transients. This allows the device to respond and maintain the set regulation voltage.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet Switch Mode Synchronous Buck Controller datasheet (Rev. A) 2001年 5月 18日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 引腳 下載
SOIC (D) 8 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片