TPS51640A

現行

雙通道 SVID、D-CAP+;降壓商用級控制器,適用具 0V VBoot 的 IMVP-7 Vcore

產品詳細資料

Vin (min) (V) 3 Vin (max) (V) 28 Iout (max) (A) 20 Operating temperature range (°C) -10 to 105 Control mode D-CAP+ Rating Catalog Vout (min) (V) 0.25 Vout (max) (V) 1.52 Iq (typ) (A) 0.0049 Duty cycle (max) (%) 60
Vin (min) (V) 3 Vin (max) (V) 28 Iout (max) (A) 20 Operating temperature range (°C) -10 to 105 Control mode D-CAP+ Rating Catalog Vout (min) (V) 0.25 Vout (max) (V) 1.52 Iq (typ) (A) 0.0049 Duty cycle (max) (%) 60
VQFN (RSL) 48 36 mm² 6 x 6
  • Intel IMVP-7 Serial VID (SVID) Compliant
  • Supports CPU and GPU Outputs
  • CPU Channel 1, 2, or 3 Phase
  • Single-Phase GPU Channel
  • Full IMVP-7 Mobile Feature Set Including Digital Current Monitor
  • 8-Bit DAC with 0.250-V to 1.52-V Output Range
  • Optimized Efficiency at Light and Heavy Loads
  • VCORE Overshoot Reduction (OSR)
  • VCORE Undershoot Reduction (USR)
  • Accurate, Adjustable Voltage Positioning
  • 8 Independent Frequency Selections per Channel (CPU/GPU)
  • Patent Pending AutoBalance™ Phase Balancing
  • Selectable 8-Level Current Limit
  • 3-V to 28-V Conversion Voltage Range
  • Two Integrated Fast FET Drivers w/Integrated Boost FET
  • Internal Driver Bypass Mode for Use with DrMOS Devices
  • Small 6 × 6 , 48-Pin, QFN, PowerPAD Package
  • Intel IMVP-7 Serial VID (SVID) Compliant
  • Supports CPU and GPU Outputs
  • CPU Channel 1, 2, or 3 Phase
  • Single-Phase GPU Channel
  • Full IMVP-7 Mobile Feature Set Including Digital Current Monitor
  • 8-Bit DAC with 0.250-V to 1.52-V Output Range
  • Optimized Efficiency at Light and Heavy Loads
  • VCORE Overshoot Reduction (OSR)
  • VCORE Undershoot Reduction (USR)
  • Accurate, Adjustable Voltage Positioning
  • 8 Independent Frequency Selections per Channel (CPU/GPU)
  • Patent Pending AutoBalance™ Phase Balancing
  • Selectable 8-Level Current Limit
  • 3-V to 28-V Conversion Voltage Range
  • Two Integrated Fast FET Drivers w/Integrated Boost FET
  • Internal Driver Bypass Mode for Use with DrMOS Devices
  • Small 6 × 6 , 48-Pin, QFN, PowerPAD Package

The TPS51640A, TPS59640 and TPS59641 are dual-channel, fully SVID compliant IMVP-7 step-down controllers with two integrated gate drivers. Advanced control features such as D-CAP+ architecture with overlapping pulse support (undershoot reduction, USR) and overshoot reduction (OSR) provide fast transient response, lowest output capacitance and high efficiency. All of these controllers also support single-phase operation for light loads. The full compliment of IMVP-7 I/O is integrated into the controllers including dual PGOOD signals, ALERT and VR_HOT. Adjustable control of VCORE slew rate and voltage positioning round out the IMVP-7 features. In addition, the controllers' CPU channel includes two high-current FET gate drivers to drive high-side and low-side N-channel FETs with exceptionally high speed and low switching loss. The TPS51601 or TPS51601A driver is used for the third phase of the CPU and the GPU channel.

The BOOT voltage (VBOOT) on the TPS51640A and TPS59640 is 0 V. The TPS59641 is specifically designed for a VBOOT level of 1.1 V.

These controllers are packaged in a space saving, thermally enhanced 48-pin QFN. The TPS51640A is rated to operate from –10°C to 105°C. The TPS59640 and TPS59641 are rated to operate from –40°C to 105°C.

The TPS51640A, TPS59640 and TPS59641 are dual-channel, fully SVID compliant IMVP-7 step-down controllers with two integrated gate drivers. Advanced control features such as D-CAP+ architecture with overlapping pulse support (undershoot reduction, USR) and overshoot reduction (OSR) provide fast transient response, lowest output capacitance and high efficiency. All of these controllers also support single-phase operation for light loads. The full compliment of IMVP-7 I/O is integrated into the controllers including dual PGOOD signals, ALERT and VR_HOT. Adjustable control of VCORE slew rate and voltage positioning round out the IMVP-7 features. In addition, the controllers' CPU channel includes two high-current FET gate drivers to drive high-side and low-side N-channel FETs with exceptionally high speed and low switching loss. The TPS51601 or TPS51601A driver is used for the third phase of the CPU and the GPU channel.

The BOOT voltage (VBOOT) on the TPS51640A and TPS59640 is 0 V. The TPS59641 is specifically designed for a VBOOT level of 1.1 V.

These controllers are packaged in a space saving, thermally enhanced 48-pin QFN. The TPS51640A is rated to operate from –10°C to 105°C. The TPS59640 and TPS59641 are rated to operate from –40°C to 105°C.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet Dual-Channel (3-Phase CPU/1-Phase GPU) SVID, D-CAP+™ Step-Down IMVP-7 VCORE datasheet (Rev. A) 2013年 5月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 引腳 下載
VQFN (RSL) 48 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片