TRSF3222E

現行

具 +/-15-kV IEC-ESD 保護的 3 至 5.5-V 多通道 1Mbps RS-232 線路驅動器/接收器

產品詳細資料

Drivers per package 2 Receivers per package 2 Logic voltage (min) (V) 3.3 Data rate (max) (Mbps) 1 Main supply voltage (nom) (V) 3.3, 5 Features Powerdown ESD HBM (kV) 15 Rating Catalog Operating temperature range (°C) -40 to 85 Vout (typ) (V) 5.4
Drivers per package 2 Receivers per package 2 Logic voltage (min) (V) 3.3 Data rate (max) (Mbps) 1 Main supply voltage (nom) (V) 3.3, 5 Features Powerdown ESD HBM (kV) 15 Rating Catalog Operating temperature range (°C) -40 to 85 Vout (typ) (V) 5.4
SOIC (DW) 20 131.84 mm² 12.8 x 10.3 SSOP (DB) 20 56.16 mm² 7.2 x 7.8 TSSOP (PW) 20 41.6 mm² 6.5 x 6.4
  • ESD Protection for RS-232 bus pins
    • ±15-kV Human-body model (HBM)
    • ±8-kV IEC 61000-4-2, Contact discharge
    • ±15-kV IEC 61000-4-2, Air-gap discharge
  • Meets or exceeds the requirements of TIA/EIA-232-F and ITU v.28 standards
  • Operates with 3-V to 5.5-V VCC supply
  • Operates up to 1000 kbit/s
  • Two drivers and two receivers
  • Low standby current . . . 1 µA Typ
  • External capacitors . . . 4 × 0.1 µF
  • Accepts 5-V logic input with 3.3-V supply
  • ESD Protection for RS-232 bus pins
    • ±15-kV Human-body model (HBM)
    • ±8-kV IEC 61000-4-2, Contact discharge
    • ±15-kV IEC 61000-4-2, Air-gap discharge
  • Meets or exceeds the requirements of TIA/EIA-232-F and ITU v.28 standards
  • Operates with 3-V to 5.5-V VCC supply
  • Operates up to 1000 kbit/s
  • Two drivers and two receivers
  • Low standby current . . . 1 µA Typ
  • External capacitors . . . 4 × 0.1 µF
  • Accepts 5-V logic input with 3.3-V supply

The TRSF3222E consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND).

The TRSF3222E meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The TRSF3222E operates at typical data signaling rates up to 1000 kbit/s and is an improved drop-in replacement for industry-popular ’3222 two-driver, two-receiver functions.

The TRSF3222E can be placed in the power-down mode by setting the power-down ( PWRDOWN) input low, which draws only 1 µA from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to VCC, and V– is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting enable ( EN) high.

The TRSF3222E consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND).

The TRSF3222E meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The TRSF3222E operates at typical data signaling rates up to 1000 kbit/s and is an improved drop-in replacement for industry-popular ’3222 two-driver, two-receiver functions.

The TRSF3222E can be placed in the power-down mode by setting the power-down ( PWRDOWN) input low, which draws only 1 µA from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to VCC, and V– is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting enable ( EN) high.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet 3-V to 5.5-V Multichannel RS-232 Line Driver and Receiverwith ±15-kV ESD Protection datasheet (Rev. A) PDF | HTML 2021年 8月 27日
More literature RS-232 IEC ESD-Protected Devices From TI (Rev. A) 2007年 7月 27日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
SOIC (DW) 20 檢視選項
SSOP (DB) 20 檢視選項
TSSOP (PW) 20 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片