UCD90320U

現行

具有 SEU 偵測功能的 32 軌 PMBus 電源序列器和系統管理器

產品詳細資料

Supply voltage (min) (V) 3.15 Number of supplies monitored 32 Supply voltage (max) (V) 3.63 Iq (typ) (mA) 31.4 Number of sequenced outputs 32 Rating Catalog Operating temperature range (°C) -40 to 85
Supply voltage (min) (V) 3.15 Number of supplies monitored 32 Supply voltage (max) (V) 3.63 Iq (typ) (mA) 31.4 Number of sequenced outputs 32 Rating Catalog Operating temperature range (°C) -40 to 85
NFBGA (ZWS) 169 144 mm² 12 x 12
  • Ultra Low Alpha(ULA) Mold Compound to reduce soft errors caused by alpha particles
  • Single Event Upset (SEU) Detection
  • Sequence, Monitor, and Margin 24 Voltage Rails Plus 8 Digital Rails
  • Monitor and Respond to OV, UV, OC, UC, Temperature, Time-Out, and GPI-Triggered Faults
  • Flexible Sequence-On and Off Dependencies, Delay Time, Boolean Logic, and GPIO Configuration to Support Complex Sequencing Applications
  • Four Rail Profiles for Adaptive Voltage Identification (AVID) Voltage Regulator
  • High-Accuracy Closed-Loop Margining
  • Active Trim Function Improves Rail Output Voltage Accuracy
  • Advanced Nonvolatile Event Logging To Assist System Debugging
    • Single-Event Fault Log (100 entries)
    • Peak Value Log
    • Black Box Fault Log to Save Status of All Rails and I/O Pins at the First Fault
  • Easily Cascade Up to 4 Power Sequencers and Take Coordinated Fault Responses
  • Programmable Watchdog Timer and System Reset
  • Ultra Low Alpha(ULA) Mold Compound to reduce soft errors caused by alpha particles
  • Single Event Upset (SEU) Detection
  • Sequence, Monitor, and Margin 24 Voltage Rails Plus 8 Digital Rails
  • Monitor and Respond to OV, UV, OC, UC, Temperature, Time-Out, and GPI-Triggered Faults
  • Flexible Sequence-On and Off Dependencies, Delay Time, Boolean Logic, and GPIO Configuration to Support Complex Sequencing Applications
  • Four Rail Profiles for Adaptive Voltage Identification (AVID) Voltage Regulator
  • High-Accuracy Closed-Loop Margining
  • Active Trim Function Improves Rail Output Voltage Accuracy
  • Advanced Nonvolatile Event Logging To Assist System Debugging
    • Single-Event Fault Log (100 entries)
    • Peak Value Log
    • Black Box Fault Log to Save Status of All Rails and I/O Pins at the First Fault
  • Easily Cascade Up to 4 Power Sequencers and Take Coordinated Fault Responses
  • Programmable Watchdog Timer and System Reset

The UCD90320U device is a 32-rail PMBus™ addressable power sequencer and system manager in a compact 0.8-mm pitch BGA package. ULA mold compound is adopted to reduce the soft errors caused by alpha particles. The device scans the user configuration SRAM to detect single event upset (SEU). Both features provide higher reliability for the applications.

The 24 integrated ADC channels (AMONx) monitor the power supply voltage, current, and temperature. Of the 84 GPIO pins, 8 can be used as digital monitors (DMONx), 32 to enable the power supply (ENx), 24 for margining (MARx), 16 for logical GPO, and 32 GPIs for cascading, and system function.

The 32 ENx pins and the 16 LGPOx pins can be configured to be active driven or open drain outputs.

Nonvolatile event logging preserves fault events after power dropout. Black box fault log feature preserves the status for all rails and I/O pins when the first fault occurs. The cascading feature offers convenient ways to manage up to 128 voltage rails through one SYNC_CLK pin connection.

The FAULT pin coordinates the cascaded devices to take synchronized fault responses. The pin-selected rail states feature uses up to 3 GPIs to control up to eight user-defined power states. These states can implement system low-power modes as outlined in the Advanced Configuration and Power Interface (ACPI) specification.

The TI Fusion Digital Power™ designer software is an intuitive PC-based graphic user interface (GUI) that can configure, store, and monitor all system operating parameters.

The UCD90320U device is a 32-rail PMBus™ addressable power sequencer and system manager in a compact 0.8-mm pitch BGA package. ULA mold compound is adopted to reduce the soft errors caused by alpha particles. The device scans the user configuration SRAM to detect single event upset (SEU). Both features provide higher reliability for the applications.

The 24 integrated ADC channels (AMONx) monitor the power supply voltage, current, and temperature. Of the 84 GPIO pins, 8 can be used as digital monitors (DMONx), 32 to enable the power supply (ENx), 24 for margining (MARx), 16 for logical GPO, and 32 GPIs for cascading, and system function.

The 32 ENx pins and the 16 LGPOx pins can be configured to be active driven or open drain outputs.

Nonvolatile event logging preserves fault events after power dropout. Black box fault log feature preserves the status for all rails and I/O pins when the first fault occurs. The cascading feature offers convenient ways to manage up to 128 voltage rails through one SYNC_CLK pin connection.

The FAULT pin coordinates the cascaded devices to take synchronized fault responses. The pin-selected rail states feature uses up to 3 GPIs to control up to eight user-defined power states. These states can implement system low-power modes as outlined in the Advanced Configuration and Power Interface (ACPI) specification.

The TI Fusion Digital Power™ designer software is an intuitive PC-based graphic user interface (GUI) that can configure, store, and monitor all system operating parameters.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet UCD90320U 32-Rail PMBus™ Power Sequencer and System Manager datasheet PDF | HTML 2018年 5月 2日
Application note How to Access UCD90XXX Sequencers GPIO PDF | HTML 2022年 6月 16日
Technical article Sequencing and powering FPGAs in radar and other defense applications PDF | HTML 2019年 11月 18日
Application note How to Decode UCD90xxx Fault Log With PMBus (Rev. A) 2019年 11月 7日
Application note Design Voltage Margining Circuit for UCD90xxx Power Sequencer and System Manager (Rev. A) 2019年 5月 21日
Application note UCD90xxx Family Frequently Asked Questions and Answers (Rev. B) 2019年 4月 12日
User guide UCD90xxx Sequencer Schematics Guidelines (Rev. C) PDF | HTML 2019年 3月 24日
User guide UCD90320U Sequencer and System Health Controller 2018年 6月 20日
EVM User's guide UCD90320UEVM-032 32-Rail Sequencer Development Board 2018年 5月 15日
Application note How to Cascade Multiple UCD90xxx Sequencers 2017年 8月 10日
User guide Fusion Digital Power Designer GUI 7.0 for the UCD90xxx Sequencer 2017年 5月 31日
Application note Monitoring Voltage, Current and Temperature Using the UCD9012x 2012年 3月 23日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

UCD90320UEVM — 具有裕度調整功能的 UCD90320U 電源序列器和系統管理員評估模組

The UCD90320UEVM is designed for the evaluation of the UCD90320U, a 32-rail PMBus (power management bus) power sequencer and system manager. Access to all of the I/O pins is provided via strip connectors for integration into complex systems using jumper wires. The UCD90320UEVM provides a PMBus (...)

使用指南: PDF
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 引腳 下載
NFBGA (ZWS) 169 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片