首頁 介面 USB IC USB 集線器與控制器

通用序列匯流排全速節點控制器,強化型 DMA 支援通用序列匯流排已滿

產品詳細資料

USB speed (MBits) 12 Rating Catalog Operating temperature range (°C) to
USB speed (MBits) 12 Rating Catalog Operating temperature range (°C) to
LGA (NPK) 28 24.75 mm² 4.5 x 5.5
  • Low EMI, low standby current, 24 MHz oscillator
  • Advanced DMA mechanism
  • Fully static HALT mode with asynchronous wake-up for bus powered operation
  • 5V or 3.3V operation
  • Improved input range 3.3V signal voltage regulator
  • All unidirectional FIFOs are 64 bytes
  • Power-up reset and startup delay counter simplify system design
  • Simple programming model controlled by external controller
  • Available in two packages
    • USBN9603/4SLB: small footprint for new designs and portable applications
    • USBN9603/4-28M: standard package, pin-to-pin compatible with USBN9602-28M

  • Low EMI, low standby current, 24 MHz oscillator
  • Advanced DMA mechanism
  • Fully static HALT mode with asynchronous wake-up for bus powered operation
  • 5V or 3.3V operation
  • Improved input range 3.3V signal voltage regulator
  • All unidirectional FIFOs are 64 bytes
  • Power-up reset and startup delay counter simplify system design
  • Simple programming model controlled by external controller
  • Available in two packages
    • USBN9603/4SLB: small footprint for new designs and portable applications
    • USBN9603/4-28M: standard package, pin-to-pin compatible with USBN9602-28M

The USBN9603/4 are integrated, USB Node controllers. Other than the reset mechanism for the clock generation circuit, these two devices are identical. All references to \x93the device\x94 in this document refer to both devices, unless otherwise noted.

The device provides enhanced DMA support with many automatic data handling features. It is compatible with USB specification versions 1.0 and 1.1, and is an advanced version of the USBN9602.

The device integrates the required USB transceiver with a 3.3V regulator, a Serial Interface Engine (SIE), USB endpoint (EP) FIFOs, a versatile 8-bit parallel interface, a clock generator and a MICROWIRE/PLUS\x99 interface. Seven endpoint pipes are supported: one for the mandatory control endpoint and six to support interrupt, bulk and isochronous endpoints. Each endpoint pipe has a dedicated FIFO, 8 bytes for the control endpoint and 64 bytes for the other endpoints. The 8-bit parallel interface supports multiplexed and non-multiplexed style CPU address/data buses. A programmable interrupt output scheme allows device configuration for different interrupt signaling requirements.

The USBN9603/4 are integrated, USB Node controllers. Other than the reset mechanism for the clock generation circuit, these two devices are identical. All references to \x93the device\x94 in this document refer to both devices, unless otherwise noted.

The device provides enhanced DMA support with many automatic data handling features. It is compatible with USB specification versions 1.0 and 1.1, and is an advanced version of the USBN9602.

The device integrates the required USB transceiver with a 3.3V regulator, a Serial Interface Engine (SIE), USB endpoint (EP) FIFOs, a versatile 8-bit parallel interface, a clock generator and a MICROWIRE/PLUS\x99 interface. Seven endpoint pipes are supported: one for the mandatory control endpoint and six to support interrupt, bulk and isochronous endpoints. Each endpoint pipe has a dedicated FIFO, 8 bytes for the control endpoint and 64 bytes for the other endpoints. The 8-bit parallel interface supports multiplexed and non-multiplexed style CPU address/data buses. A programmable interrupt output scheme allows device configuration for different interrupt signaling requirements.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet USBN9603 USBN9604 USB Full Speed Node Controller w/Enhanced DMA Support datasheet (Rev. L) 2009年 10月 27日
Application note AN-1222 USBN9603/4 - Increased Data Transfer Rate Using Ping-Pong Buffering 2004年 5月 10日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
LGA (NPK) 28 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片