SBASAW1A September   2023  – December 2023 AMC21C12

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Pin Configuration and Functions
  6. Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information 
    5. 5.5 Package Characteristics
    6. 5.6 Electrical Characteristics
    7. 5.7 Switching Characteristics 
    8. 5.8 Timing Diagrams
    9. 5.9 Typical Characteristics
  7. Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Analog Input
      2. 6.3.2 Reference Input
      3. 6.3.3 Isolation Channel Signal Transmission
      4. 6.3.4 Open-Drain Digital Output
        1. 6.3.4.1 Transparent Output Mode
        2. 6.3.4.2 Latch Output Mode
      5. 6.3.5 Power-Up and Power-Down Behavior
      6. 6.3.6 VDD1 Brownout and Power-Loss Behavior
    4. 6.4 Device Functional Modes
  8. Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Applications
      1. 7.2.1 Overcurrent Detection
        1. 7.2.1.1 Design Requirements
        2. 7.2.1.2 Detailed Design Procedure
        3. 7.2.1.3 Application Curves
      2. 7.2.2 Overvoltage Detection
        1. 7.2.2.1 Design Requirements
        2. 7.2.2.2 Detailed Design Procedure
        3. 7.2.2.3 Application Curves
    3. 7.3 Best Design Practices
    4. 7.4 Power Supply Recommendations
    5. 7.5 Layout
      1. 7.5.1 Layout Guidelines
      2. 7.5.2 Layout Example
  9. Device and Documentation Support
    1. 8.1 Documentation Support
      1. 8.1.1 Related Documentation
    2. 8.2 Receiving Notification of Documentation Updates
    3. 8.3 Support Resources
    4. 8.4 Trademarks
    5. 8.5 Electrostatic Discharge Caution
    6. 8.6 Glossary
  10. Revision History
  11. 10Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • DEN|8
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Power-Up and Power-Down Behavior

The open-drain output powers up in a high-impedance (Hi-Z) state when the low-side supply (VDD2) turns on. After power-up, if the high-side is not functional yet, the output is actively pulled low. As shown in Figure 6-5, this condition happens after the low-side start-up time plus the high-side fault detection delay time (tLS,STA + tHS,FLT). Similarly, if the high-side supply drops below the undervoltage threshold (VDD1UV), as described in Figure 6-8, for more than the high-side fault detection delay time during normal operation, the open-drain output is pulled low. This delay allows the system to shut down reliably when the high-side supply is missing.

Communication start between the high-side and low-side of the comparator is delayed by the high-side blanking time (tHS,BLK, a time constant implemented on the high-voltage side) to allow the voltage on the REF pin to settle, and to avoid unintentional switching of the comparator output during power-up.

Figure 6-5 through Figure 6-10 depict typical power-up and power-down scenarios.

In Figure 6-5, the low-side supply (VDD2) turns on but the high-side supply (VDD1) remains off. The output powers up in a Hi-Z state. After tHS, FLT, OUT is pulled low indicating a no-power fault on the high-side.

In Figure 6-6, the high-side supply (VDD1) turns on long after the low-side supply (VDD2) turns on. The output is initially in an active-low state, see Figure 6-5. After the high-side supply is enabled, there is a duration of tHS, STA + tHS, BLK before the device assumes normal operation and the output reflects the current state of the comparator.

GUID-20211202-SS0I-TPSH-9XHW-GCCX2MZMZRQV-low.svgFigure 6-5 VDD2 Turns On, VDD1 Stays Off
GUID-20211202-SS0I-FNK4-BBBQ-JM86GQQWQX3C-low.svgFigure 6-6 VDD2 is On; VDD1 Turns On
(Long Delay)

In Figure 6-7, the low-side supply (VDD2) turns on, followed by the high-side supply (VDD1) with only a short delay. The output is initially in a Hi-Z state. The high-side fault detection delay (tHS,FLT) is shorter than the high-side blanking time (tHS,BLK), and therefore the output is pulled low after tHS,FLT, indicating that the high-side is not operational yet. After the high-side blanking time (tHS,BLK) elapses, the device assumes normal operation and the output reflects the current state of the comparator.

In Figure 6-8, the high-side supply (VDD1) turns off, followed by the low-side supply (VDD2). After the high-side fault detection delay time (tHS,FLT), the output is actively pulled low. As soon as VDD2 drops below the VDD2UV threshold, the output enters a Hi-Z state.

GUID-20211202-SS0I-CNRH-PHFQ-QRWPKTDDBQMC-low.svgFigure 6-7 VDD2 Turns On, Followed by VDD1
(Short Delay)
GUID-20211202-SS0I-NZWC-GGLF-2FP5T1JZ0D4C-low.svgFigure 6-8 VDD1 Turns Off, Followed by VDD2

In Figure 6-9, the low-side supply (VDD2) turns on after the high-side is fully powered up (the delay between VDD1 and VDD2 is greater than (tHS,STA + tHS,BLK)). The output starts in a Hi-Z state. After the low-side start-up time (tLS,STA), the device enters normal operation.

In Figure 6-10, the low-side supply (VDD2) turns off, followed by the high-side supply (VDD1). As soon as VDD2 drops below the VDD2UV threshold, the output enters a Hi-Z state.

GUID-20211202-SS0I-QLV3-Z4DJ-DLDKZ0FRPPXM-low.svgFigure 6-9 VDD1 Turns On, Followed by VDD2
(Long Delay)
GUID-20211202-SS0I-HS4H-QLKL-268BCZX39Z46-low.svgFigure 6-10 VDD2 Turns Off, Followed by VDD1