SLUSCN3A July   2016  – August 2016


  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 A11 Coil Specification
      2. 7.3.2 Option Select Pins
      3. 7.3.3 LED Modes
      4. 7.3.4 Foreign Object Detection (FOD) and FOD Calibration
      5. 7.3.5 Shut Down Through External Thermal Sensor or Trigger
      6. 7.3.6 Fault Handling and Indication
      7. 7.3.7 Power Transfer Start Signal
      8. 7.3.8 Power-On Reset
      9. 7.3.9 Trickle Charge and CS100
    4. 7.4 Device Functional Modes
      1. 7.4.1 Power Transfer
        1. Dynamic Power Limiting™
        2. Operating Frequency Limiting
      2. 7.4.2 Communication
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. Capacitor Selection
        2. Current Monitoring Requirements
        3. Input Voltage Monitoring
        4. Tank Voltage Monitoring
        5. All Unused Pins
        6. Input Regulation
        7. System Input Power Requirements
        8. LED Modes
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
      1. 10.1.1 Layout Notes
    2. 10.2 Layout Examples
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Third-Party Products Disclaimer
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Community Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

10 Layout

10.1 Layout Guidelines

Careful PCB layout practice is critical to proper system operation. Many references are available on proper PCB layout techniques. A few good tips are as follows.

The TX layout requires a 4-layer PCB layout for best ground plane technique. A 2-layer PCB layout can be achieved though not as easily. Ideally, the approach to the layer stack-up is:

  • Layer 1 component placement and as much ground plane as possible
  • Layer 2 clean ground
  • Layer 3 finish routing
  • Layer 4 clean ground

Thus, the circuitry is virtually sandwiched between grounds. This minimizes EMI noise emissions and also provides a noise-free voltage reference plane for device operation.

Keep as much copper as possible. Make sure the bq500511A GND pins have a continuous flood connection to the ground plane. The power pad of the bq50002A should also be stitched to the ground plane, which also acts as a heat sink. A good GND reference is necessary for proper system operation, such as analog-digital conversion, clock stability, and best overall EMI performance. Separate the analog ground plane from the power ground plane and use only one tie point to connect grounds. Having several tie points defeats the purpose of separating the grounds. See the bq50002 EVM, SLVUAJ7, for an example of a good layout technique.

10.1.1 Layout Notes

Make sure the bypass capacitors intended for the bq500511A 3.3-V supply are actually bypassing these supply pins (pin 32, DVCC, and pin 40, AVCC) to solid ground plane (see Figure 13). This means they need to be placed as close to the device as possible and the traces must be as wide as possible.

Make sure the bq500511A has a continuous flood connection to the ground plane (see Figure 14).

The full-bridge power stage that drives the TX coil is composed of two half-bridge power stages (integrated in bq50002A) and resonant capacitors. Inputs bypass capacitors should be placed as close as possible to the bq50002A PVIN1 pins (pin 27, 28) and PVIN2 pins (pin 14, 15). The input and ground pours and traces should be made as wide as possible for better current flow. The trace to the coil and resonant capacitors should also be made as wide as possible (see Figure 15).

To ensure proper operation, grounds conducting a large amount of current and switching noise must be isolated from low current, quiet grounds. Separate the ground pours for the power stages and the bq500511A IC. Connect all grounds to a single point at the main ground terminal (see Figure 15).

Proper current sensing layout technique is very important, as it directly affects the FOD and PMOD performance. When sampling the very-low voltages generated across a current sense resistor, be sure to use the so called 4- wire or Kelvin-connection technique. This is important to avoid introducing false voltage drops from adjacent pads and copper power routes. It is a common power-supply layout technique. Some high-accuracy sense resistors have dedicated sense pins (see Figure 17).

The trace from bq50002A CSP pin to sense resistor must be minimized to avoid unwanted offset in the application. This trace should be limited to less than 20-mΩ resistance.

10.2 Layout Examples

bq500511A layout1_sluscp1.gif Figure 13. Bypass Capacitors Layout
bq500511A Layout2_sluscd3.png Figure 14. Continuous GND Layout
bq500511A Layout3_sluscp1.gif Figure 15. Ground Layout
bq500511A Layout4_sluscd3.png Figure 16. Ground Layout
bq500511A Layout5_sluscp1.gif Figure 17. Current Sensing Layout