3 Description
The CDCE913-Q1 and CDCEL913-Q1 devices are modular, phase-locked loop (PLL) based programmable clock synthesizers. These devices provide flexible and programmable options, such as output clocks, input signals, and control pins, so that the user can configure the CDCEx913-Q1 for their own specifications.
The CDCEx913-Q1 generates up to three output clocks from a single input frequency to enable both board space and cost savings. Additionally, with multiple outputs, the clock generator can replace multiple crystals with one clock generator. This makes the device well-suited for head unit and telematics applications in infotainment and camera systems in ADAS as these platforms are evolving into smaller and more cost effective systems.
Device Information(1)
PART NUMBER |
PACKAGE |
BODY SIZE (NOM) |
CDCE913-Q1 |
TSSOP (14) |
5.00 mm × 4.40 mm |
CDCEL913-Q1 |
- For all available packages, see the orderable addendum at the end of the data sheet.
4 Revision History
Changes from B Revision (September 2016) to C Revision
-
Clarified different temperature range for the CDCEL913-Q1 deviceGo
-
Deleted old table notes from the Thermal Information table Go
Changes from A Revision (June 2013) to B Revision
-
Added Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information sectionGo
-
Changed ESD Ratings: Human-body model (HBM) from 2500 V to 2000 V and Charged-device model (CDM) from 500 V to 1000 VGo
-
Changed second S to Sr in Byte Read ProtocolGo
Changes from * Revision (June 2013) to A Revision
-
Changed CDM ESD classification levelGo
-
Added ESD ratingsGo
-
Changed IDDPD typical From: 20 To: 30Go
-
Changed II LVCMOS input current value from typical to maximumGo
-
Changed IIH LVCMOS input current for S0, S1, and S2 value from typical to maximumGo
-
Changed IIL LVCMOS input current for S0, S1, and S2 value from typical to maximumGo
-
Changed Test Load for 50-Ω Board EnvironmentGo
-
Changed Output Selection From: (Y2, Y9) To: (Y2, Y3)Go
-
Changed text note for Block Write ProtocolGo
-
Changed 01h, Bit 7 From: For internal use – always write 1 To: Reserved – always write 0Go
-
Changed 06h, 7:1 From: 30h To: 20hGo