SNVSBU4D june   2022  – august 2023 LM5177

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Revision History
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 Handling Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  8. 7 Parameter Measurement Information
    1. 7.1 Gate Driver Rise Time and Fall Time
    2. 7.2 Gate Driver Dead (Transition) Time
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Power-On Reset (POR System)
      2. 8.3.2  Buck-Boost Control Scheme
        1. 8.3.2.1 Boost Mode
        2. 8.3.2.2 Buck Mode
        3. 8.3.2.3 Buck-Boost Mode
      3. 8.3.3  Power Save Mode
      4. 8.3.4  Supply Voltage Selection – VMAX Switch
      5. 8.3.5  Enable and Undervoltage Lockout
      6. 8.3.6  Oscillator Frequency Selection
      7. 8.3.7  Frequency Synchronization
      8. 8.3.8  Voltage Regulation Loop
      9. 8.3.9  Output Voltage Tracking
      10. 8.3.10 Slope Compensation
      11. 8.3.11 Configurable Soft Start
      12. 8.3.12 Peak Current Sensor
      13. 8.3.13 Current Monitoring and Current Limit Control Loop
      14. 8.3.14 Short Circuit - Hiccup Protection
      15. 8.3.15 nFLT Pin and Protections
      16. 8.3.16 Device Configuration Pin
      17. 8.3.17 Dual Random Spread Spectrum – DRSS
      18. 8.3.18 Gate Driver
    4. 8.4 Device Functional Modes
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1  Custom Design with WEBENCH Tools
        2. 9.2.2.2  Frequency
        3. 9.2.2.3  Feedback Divider
        4. 9.2.2.4  Inductor and Current Sense Resistor Selection
        5. 9.2.2.5  Slope Compensation
        6. 9.2.2.6  Output Capacitor
        7. 9.2.2.7  Input Capacitor
        8. 9.2.2.8  UVLO Divider
        9. 9.2.2.9  Soft-Start Capacitor
        10. 9.2.2.10 MOSFETs QH1 and QL1
        11. 9.2.2.11 MOSFETs QH2 and QL2
        12. 9.2.2.12 Frequency Compensation
        13. 9.2.2.13 External Component Selection
      3. 9.2.3 Application Curves
    3. 9.3 System Examples
      1. 9.3.1 Bi-Directional Power Backup
  11. 10Power Supply Recommendations
  12. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Power Stage Layout
      2. 11.1.2 Gate Driver Layout
      3. 11.1.3 Controller Layout
    2. 11.2 Layout Example
  13. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Third-Party Products Disclaimer
      2. 12.1.2 Development Support
        1. 12.1.2.1 Custom Design with WEBENCH Tools
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Support Resources
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  14. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

9.2.2.4 Inductor and Current Sense Resistor Selection

For boost mode, the inductor selection is based on limiting the peak-to-peak current ripple, ΔIL, to approximately 20% of the maximum inductor current at the minimum input voltage. The target inductance for boost mode is:

Equation 20. L BOOST =   V IN ( MIN ) 2 × V OUT - V IN ( MIN ) 0 .2 ×   I OUT MAX ×   f SW ×   V OUT 2 =   2 .21 μH

For this application, an inductor with 1.8 μH was selected.

When selecting the current sense resistor it needs to be ensured the peak inductor current will not hit the over current limit at maximum output current. For that the peak inductor current needs to be calculated with the sum of the average and ripple current through the inductor.

The maximum peak to peak inductor current occurs at minimum input voltage and is given by:

Equation 21. IL(PEAK,PEAK)=1-VINMINVOUT×VIN(MIN)L×fSW=5.23 A
The average input current at the maximum output current with an estimated efficiency of 95% is calculated by:
Equation 22. I I N , A V G ( M A X ) = V O U T × I O U T M A X 95 % × V I N M I N = 22.5   A
For the current sense Resistor a margin of 20% is considered to have enough headroom for the dymamic responses, e.g. load step regulation. To ensure the maximum output current can be delivered the mimium level of the peak current limit threshold is used.
Equation 23. R C S = 38.5   m V I I N , A V G M A X + 1 2 I I N , A V G M a x × 1.2 = 1.28   m Ω

The standard value of RCS = 1 mΩ with 3 times 3 mΩ is selected. With the 3 resistors in parallel it also reduces the parasitic inductance.

The maximum power dissipation in RCS happens at VIN(MAX):

Equation 24. P R CS ( MAX ) =   58.5   mV R CS 2 ×   R CS ×   1 - V OUT V IN MAX =   1 .90 W

Therefore, for the 3 resistors in parallel a sense resistor with 1-W power rating is sufficient for this application.

For some application circuits, it can be required to add a filter network to attenuate noise in the CS and CSG sense lines. The filter resistance must not exceed 100 Ω.