SLASEA5C March   2016  – May 2017 TAS5753MD


  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Characteristics
    5. 6.5  Electrical Characteristics
    6. 6.6  Speaker Amplifier Characteristics in All Modes
    7. 6.7  Speaker Amplifier Characteristics in Stereo Bridge Tied Load (BTL) Mode
    8. 6.8  Speaker Amplifier Characteristics in Stereo Post-Filter Parallel Bridge Tied Load (Post-Filter PBTL) Mode
    9. 6.9  Headphone Amplifier and Line Driver Characteristics
    10. 6.10 Protection Circuitry Characteristics
    11. 6.11 I²C Interface Timing Requirements
    12. 6.12 Serial Audio Port Timing Requirements
    13. 6.13 Typical Electrical Power Consumption
    14. 6.14 Typical Characteristics
      1. 6.14.1 Typical Characteristics - BTL Mode
      2. 6.14.2 Typical Characteristics - PBTL Mode
      3. 6.14.3 Typical Characteristics - Headphone Amplifier
      4. 6.14.4 Typical Characteristics - Line Driver
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Audio Signal Processing Overview
    4. 7.4 Feature Description
      1. 7.4.1 Clock, Autodetection, and PLL
      2. 7.4.2 PWM Section
      3. 7.4.3 PWM Level Meter
      4. 7.4.4 Automatic Gain Limiter (AGL)
      5. 7.4.5 Headphone/Line Amplifier
      6. 7.4.6 Fault Indication
      7. 7.4.7 SSTIMER Pin Functionality
      8. 7.4.8 Device Protection System
        1. Overcurrent (OC) Protection With Current Limiting
        2. Overtemperature Protection
        3. Undervoltage Protection (UVP) and Power-On Reset (POR)
    5. 7.5 Device Functional Modes
      1. 7.5.1 Serial Audio Port Operating Modes
      2. 7.5.2 Communication Port Operating Modes
      3. 7.5.3 Speaker Amplifier Modes
        1. Stereo Mode
        2. Mono Mode
    6. 7.6 Programming
      1. 7.6.1 I²C Serial Control Interface
        1. General I²C Operation
        2. I²C Slave Address
          1. I²C Device Address Change Procedure
        3. Single- and Multiple-Byte Transfers
        4. Single-Byte Write
        5. Multiple-Byte Write
        6. Single-Byte Read
        7. Multiple-Byte Read
      2. 7.6.2 Serial Interface Control and Timing
        1. Serial Data Interface
        2. I²S Timing
        3. Left-Justified
        4. Right-Justified
      3. 7.6.3 26-Bit 3.23 Number Format
    7. 7.7 Register Maps
      1. 7.7.1 Register Summary
      2. 7.7.2 Detailed Register Descriptions
        1.  Clock Control Register (0x00)
        2.  Device ID Register (0x01)
        3.  Error Status Register (0x02)
        4.  System Control Register 1 (0x03)
        5.  Serial Data Interface Register (0x04)
        6.  System Control Register 2 (0x05)
        7.  Soft Mute Register (0x06)
        8.  Volume Registers (0x07, 0x08, 0x09)
        9.  Volume Configuration Register (0x0E)
        10. Modulation Limit Register (0x10)
        11. Interchannel Delay Registers (0x11, 0x12, 0x13, and 0x14)
        12. PWM Shutdown Group Register (0x19)
        13. Start/Stop Period Register (0x1A)
        14. Oscillator Trim Register (0x1B)
        15. BKND_ERR Register (0x1C)
        16. Input Multiplexer Register (0x20)
        17. PWM Output MUX Register (0x25)
        18. AGL Control Register (0x46)
        19. PWM Switching Rate Control Register (0x4F)
        20. Bank Switch and EQ Control (0x50)
  8. Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 External Component Selection Criteria
        1. Component Selection Impact on Board Layout, Component Placement, and Trace Routing
        2. Amplifier Output Filtering
    2. 8.2 Typical Applications
      1. 8.2.1 Stereo Bridge Tied Load Application
        1. Design Requirements
        2. Detailed Design Procedure
          1. Component Selection and Hardware Connections
          2. Control and Software Integration
          3. I²C Pullup Resistors
          4. Digital I/O Connectivity
          5. Recommended Startup and Shutdown Procedures
            1. Start-Up Sequence
            2. Normal Operation
            3. Shutdown Sequence
            4. Power-Down Sequence
        3. Application Performance Plots
      2. 8.2.2 Mono Parallel Bridge Tied Load Application
        1. Design Requirements
        2. Detailed Design Procedure
        3. Application Performance Plots
      3. 8.2.3 Stereo BTL Configuration with Headphone and Line Driver Amplifier Application
        1. Design Requirements
        2. Detailed Design Procedure
        3. Application Performance Plots
      4. 8.2.4 Mono Parallel Bridge-Tied Load Configuration with Headphone and Line Driver Amplifier
        1. Design Requirements
        2. Detailed Design Procedure
        3. Application Performance Plots
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
      1. 10.1.1 Decoupling Capacitors
      2. 10.1.2 Thermal Performance and Grounding
    2. 10.2 Layout Examples
  11. 11Device and Documentation Support
    1. 11.1 Community Resources
    2. 11.2 Trademarks
    3. 11.3 Electrostatic Discharge Caution
    4. 11.4 Glossary

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information


Layout Guidelines

Audio amplifiers which incorporate switching output stages must have special attention paid to their layout and the layout of the supporting components used around them. The system level performance metrics, including thermal performance, electromagnetic compliance (EMC), device reliability, and audio performance are all affected by the device and supporting component layout. Ideally, the guidance provided in the Application Information section with regard to device and component selection can be followed by precise adherence to the layout guidance shown in . The examples represent exemplary baseline balance of the engineering trade-offs involved with laying out the device. The designs can be modified slightly as needed to meet the needs of a given application. For example, in some applications, solution size can be compromised to improve thermal performance through the use of additional contiguous copper near the device. Conversely, EMI performance can be prioritized over thermal performance by routing on internal traces and incorporating a via picket-fence and additional filtering components.

Decoupling Capacitors

Placing the bypassing and decoupling capacitors close to supply has been long understood in the industry. The placement of the capacitors applies to AVDD and PVDD. However, the capacitors on the PVDD net for the TAS5753MD device deserve special attention. The small bypass capacitors on the PVDD lines of the DUT must be placed as close the PVDD pins as possible. Not only does placing these devices far away from the pins increase the electromagnetic interference in the system, but doing so can also negatively affect the reliability of the device. Placement of these components too far from the TAS5753MD device may cause ringing on the output pins that can cause the voltage on the output pin to exceed the maximum allowable ratings shown in the Absolute Maximum Ratings table, damaging the device. For that reason, the capacitors on the PVDD net must be no further away from their associated PVDD pins than what is shown in the example layouts in the Layout Examples section.

Thermal Performance and Grounding

Follow the layout examples shown in the Layout Examples section of this document to achieve the best balance of solution size, thermal, audio, and electromagnetic performance. In some cases, deviation from this guidance may be required due to design constraints which cannot be avoided. In these instances, the system designer should ensure that the heat can get out of the device and into the ambient air surrounding the device. Fortunately, the heat created in the device naturally travels away from the device and into the lower temperature structures around the device.

Primarily, the goal of the PCB design is to minimize the thermal impedance in the path to those cooler structures. These tips should be followed to achieve that goal:

  • Avoid placing other heat-producing components or structures near the amplifier (including above or below in the end equipment).
  • Use a higher layer count PCB if possible to provide more heat sinking capability for the TAS5753MD device and to prevent traces of copper signal and power planes from breaking up the contiguous copper on the top and bottom layer.
  • Place the TAS5753MD device away from the edge of the PCB when possible to ensure that heat can travel away from the device on all four sides.
  • Avoid cutting off the flow of heat from the TAS5753MD device to the surrounding areas with traces or via strings. Instead, route traces perpendicular to the device and line up vias in columns which are perpendicular to the device.
  • Unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads, orient it so that the narrow end of the passive component is facing the TAS5753MD device. Because the ground pins are the best conductors of heat in the package, maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible.

Layout Examples

Figure 66. Stereo BTL Composite
Figure 67. Stereo BTL Top Layer
Figure 68. Stereo BTL Bottom Layer
Figure 69. Mono PBTL Composite
Figure 70. Mono PBTL Top Layer
Figure 71. Mono PBTL Bottom Layer