SCPS253C January   2014  – September 2019 TCA5013

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
    1.     Device Images
      1.      Simplified Schematic
  4. Revision History
  5. Pin Configuration and Functions
    1.     Pin Functions
  6. Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  Handling Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics—Power Supply and ESD
    6. 6.6  Electrical Characteristics—Card VCC
    7. 6.7  Electrical Characteristics—Card RST
    8. 6.8  Electrical Characteristics—Card CLK
    9. 6.9  Electrical Characteristics—Card Interface IO, C4 and C8
    10. 6.10 Electrical Characteristics—PRES
    11. 6.11 Electrical Characteristics—IOMC1 and IOMC2
    12. 6.12 Electrical Characteristics—CLKIN1 and CLKIN2
    13. 6.13 Electrical Characteristics—A0 and SHDN
    14. 6.14 Electrical Characteristics—INT
    15. 6.15 Electrical Characteristics—GPIO
    16. 6.16 Electrical Characteristics—SDA and SCL
    17. 6.17 Electrical Characteristics—Fault Condition Detection
    18. 6.18 I2C Interface Timing Requirements
    19. 6.19 I2C Interface Timing Characteristics
    20. 6.20 Synchronous Type 1 Card Activation Timing Characteristics
    21. 6.21 Synchronous Type 2 Card Activation Timing Characteristics
    22. 6.22 Card Deactivation Timing Characteristics
    23. 6.23 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Card Interface Modules
      2. 8.3.2 SAM Card Interface Modules
      3. 8.3.3 User Card Interface Module
      4. 8.3.4 Clock Division and Multiplexing
      5. 8.3.5 IO Multiplexing
      6. 8.3.6 GPIO Operation
      7. 8.3.7 Power Management Features
      8. 8.3.8 ESD Protection
      9. 8.3.9 I2C interface
    4. 8.4 Device Functional Modes
      1. 8.4.1  Power Off Mode
      2. 8.4.2  Shutdown Mode
      3. 8.4.3  Standby Mode
      4. 8.4.4  Active Mode
        1. 8.4.4.1 User Card Operating Mode Selection
        2. 8.4.4.2 Synchronous Type 1 Operating Mode
        3. 8.4.4.3 Synchronous Type 2 Operating Mode
        4. 8.4.4.4 Manual Operating Mode
        5. 8.4.4.5 Asynchronous Operating Mode
        6. 8.4.4.6 Warm Reset Sequence
        7. 8.4.4.7 Deactivation Sequence
      5. 8.4.5  User Card Insertion / Removal Detection
      6. 8.4.6  IO Operation
        1. 8.4.6.1 IO Switching Control
        2. 8.4.6.2 IO Rise Time and Fall Time control
        3. 8.4.6.3 Current Limiting on IO Pin
      7. 8.4.7  CLK Operation
        1. 8.4.7.1 CLK Switching
        2. 8.4.7.2 CLK Rise Time and Fall Time Control
        3. 8.4.7.3 Current Limiting On CLK Pin
      8. 8.4.8  RST Operation
        1. 8.4.8.1 Current Limiting On RST
      9. 8.4.9  Interrupt Operation
        1. 8.4.9.1  Card Insertion And Removal
        2. 8.4.9.2  Over Current Fault
        3. 8.4.9.3  Supervisor Fault
        4. 8.4.9.4  Over Temperature Fault
        5. 8.4.9.5  EARLY Fault
        6. 8.4.9.6  MUTE Fault
        7. 8.4.9.7  Synchronous Activation Complete
        8. 8.4.9.8  VCC Ramp Fault
        9. 8.4.9.9  GPIO Input State Transition
        10. 8.4.9.10 POR Interrupt
      10. 8.4.10 Power Management
        1. 8.4.10.1 Voltage Supervisor
        2. 8.4.10.2 DC-DC Boost
        3. 8.4.10.3 LDOs and Load Transient Response
    5. 8.5 Programming
      1. 8.5.1 I2C Interface Operation
        1. 8.5.1.1 I2C Read and Write Procedures
        2. 8.5.1.2 I2C Address Configuration
    6. 8.6 Register Maps
      1. 8.6.1 Memory Map
        1. Table 12. 91
        2. Table 13. 92
        3. Table 14. 93
        4. Table 15. 94
        5. Table 16. 95
        6. Table 17. 96
        7. Table 18. 97
        8. Table 19. 98
        9. Table 20. 99
        10. Table 21. 100
        11. Table 22. 101
        12. Table 23. 102
        13. Table 24. 103
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 IO Pin Fall Time Setting
        2. 9.2.2.2 CLK Pin Rise Time And Fall Time Settings
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
    1. 10.1 Power-On-Reset
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 DC-DC Boost Layout Recommendation
      2. 11.1.2 Card Interface Layout Recommendations
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Trademarks
    2. 12.2 Electrostatic Discharge Caution
    3. 12.3 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Pin Configuration and Functions

ZAH Package
NFBGA 48-Pins
Bottom View

Pin Functions

PIN TYPE DESCRIPTION
NO. NAME
A1 PRES INPUT User card presence detection
A2 GPIO4 I/O General purpose IO (5-V tolerant)
A4 GPIO3 I/O General purpose IO (5-V tolerant)
A5 GPIO2 I/O General purpose IO (5-V tolerant)
A6 GPIO1 I/O General purpose IO (5-V tolerant)
A8 VUP PWR Boost output terminal
A9 LX PWR Boost inductor input terminal
B1 C8 I/O User card auxiliary IO (Open Drain)
B2 A0 INPUT I2C address selection pin. Connect to VDDI, GND.
B3 INT OUTPUT Interrupt output (open drain)
B4 SHDN INPUT Shutdown and reset pin
B5 SCL INPUT I2C clock input
B6 SDA I/O I2C data
B7 LDOCAP PWR Internal LDO output. Connect to 1 µf decoupling capacitor.
B8 TST4 NA Test pin. Grounded in application.
B9 GNDP PWR Power ground
C2 C4 I/O User card auxiliary IO (Open drain)
C8 VDD PWR Device main power supply
D1 CLKUC OUTPUT User card clock
D2 TST3 NA Test pin. Grounded in application.
D8 GND PWR Device ground
D9 CLKIN1 INPUT User card external clock input pin
E1 GNDUC PWR User card ground pin
E2 IOUC I/O User card IO pin
E8 IOMC1 I/O User card microcontroller data IO
E9 GND PWR Device ground
F1 RSTUC OUTPUT User card reset output pin
F2 VCCUC PWR User card VCC pin
F8 IOMC2 I/O SAM microcontroller data IO
F9 CLKIN2 INPUT User card external clock input pin
G2 TST2 NA Test pin. Grounded in application.
G8 VDDI PWR Microcontroller interface supply voltage.
H1 RSTS3 OUTPUT Reset output for SAM3
H2 IOS3 I/O IO pin for SAM3
H3 GNDS PWR Ground for all SAMs
H4 TST1 NA Test pin. Grounded in application
H5 IOS2 I/O IO pin for SAM2
H6 GNDS PWR Ground for all SAMs
H7 GNDS PWR Ground for all SAMs
H8 IOS1 I/O IO pin for SAM1
H9 VCCS1 PWR VCC for SAM1
J1 CLKS3 OUTPUT Clock output for SAM3
J2 VCCS3 PWR VCC for SAM3
J4 RSTS2 OUTPUT Reset output for SAM2
J5 CLKS2 OUTPUT Clock output for SAM2
J6 VCCS2 PWR VCC for SAM2
J8 RSTS1 OUTPUT Reset output for SAM1
J9 CLKS1 OUTPUT Clock output for SAM1