SCBS881E January   2010  – October 2018 TMS3705


  1. 1Device Overview
    1. 1.1 Features
    2. 1.2 Applications
    3. 1.3 Description
    4. 1.4 Functional Block Diagram
  2. 2Revision History
  3. 3Device Characteristics
    1. 3.1 Related Products
  4. 4Terminal Configuration and Functions
    1. 4.1 Pin Diagram
    2. 4.2 Signal Descriptions
      1. Table 4-1 Signal Descriptions
  5. 5Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Electrical Characteristics
    5. 5.5 Thermal Resistance Characteristics for D (SOIC) Package
    6. 5.6 Switching Characteristics
    7. 5.7 Timing Diagrams
  6. 6Detailed Description
    1. 6.1  Power Supply
    2. 6.2  Oscillator
    3. 6.3  Predrivers
    4. 6.4  Full Bridge
    5. 6.5  RF Amplifier
    6. 6.6  Band-Pass Filter and Limiter
    7. 6.7  Diagnosis
    8. 6.8  Power-on Reset
    9. 6.9  Frequency Divider
    10. 6.10 Digital Demodulator
    11. 6.11 Transponder Resonance-Frequency Measurement
    12. 6.12 SCI Encoder
    13. 6.13 Control Logic
    14. 6.14 Test Pins
  7. 7Applications, Implementation, and Layout
    1. 7.1 Application Diagram
  8. 8Device and Documentation Support
    1. 8.1 Getting Started and Next Steps
    2. 8.2 Device Nomenclature
    3. 8.3 Tools and Software
    4. 8.4 Documentation Support
    5. 8.5 Community Resources
    6. 8.6 Trademarks
    7. 8.7 Electrostatic Discharge Caution
    8. 8.8 Export Control Notice
    9. 8.9 Glossary
  9. 9Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Control Logic

The control logic is the core of the TMS3705 circuit. This circuit contains a sequencer or a state machine that controls the global operations of the base station (see Figure 6-1). This block has a default mode configuration but can also be controlled by the microcontroller through the TXCT serial input pin to change the configuration and to control the programmable frequency divider. For that purpose a mode control register is implemented in this module that can be written by the microcontroller.

TMS3705 operat_state_dgm_cbs881.gif
In SCI synchronous mode, this transition always occurs approximately 3 ms after leaving Idle state. Diagnostic byte transmission is complete before the transition.
A falling edge on TXCT interrupts the receive phase after a delay of 0.9 ms. TXCT must remain low for at least 128 µs. If TXCT is still low after the 0.9-ms delay, the base station enters the Idle state and then the Diagnosis phase one clock cycle later (see the dotted line marked with "See Note C"). No mode control register can be written, and only the default mode is fully supported in this case. Otherwise, if TXCT returns high and remains high during the delay, the base station stays in Idle state and waits for TXCT to go low (which properly starts a new mode control register programming operation) or waits for 100 ms to enter the Sleep state.
This transition occurs only in a special case, as described in Note B.
A falling edge on TXCT interrupts the Sleep state. Only the default mode is fully supported when starting an operation from the Sleep state with only one falling edge on TXCT, because of the 2-ms delay. For proper mode control register programming, TXCT must return to high and remain high during this delay.
Idle state is the next state in case of undefined states (fail-safe state machine).
Frequency measurement is available for the TMS3705EDRQ1 only.
Figure 6-1 Operational State Diagram for the Control Logic

The default mode is a read-only mode that uses the default frequency as the carrier frequency for the full bridge. Therefore the mode control register does not need to be written (it is filled with low states), and the communication sequence between microcontroller and base station starts with TXCT being low for a fixed time to initiate the charge phase. When TXCT becomes high again, the module enters the read phase and the data transmission through the SCIO pin to the microcontroller starts.

There is another read-only mode that differs from the default mode only in the writing of the mode control register before the start of the charge phase. The method to fill the mode control register and the meaning of its contents is described in the following paragraphs.

The write-read mode starts with the programming of the mode control register. Then the charge phase starts with TXCT being low for a fixed time. When TXCT becomes high again, the write phase begins in which the data are transmitted from the microcontroller to the transponder through the TXCT pin, the control logic, the predrivers, and the full bridge by amplitude modulation of 100% with a fixed delay time. After the write phase TXCT goes low again to start another charge or program phase. When TXCT becomes high again, the read phase begins.

The contents of the mode control register (see Table 6-1) define the mode and the way that the carrier frequency generated by the frequency divider is selected to meet the transponder resonance frequency as closely as possible.

Table 6-1 Mode Control Register (7-Bit Register)

START_BIT Bit 0 0 START_BIT = 0 The start bit is always low and does not need to be stored.
DATA_BIT1 Bit 1 0 DATA_BIT[4:1] = 0000 Microcontroller selects division factor 119
DATA_BIT[4:1] = 1111 Division factor is adapted automatically(1)
DATA_BIT2 Bit 2 0 DATA_BIT[4:1] = 0001 Microcontroller selects division factor 114
DATA_BIT[4:1] = 0010 Microcontroller selects division factor 115
DATA_BIT3 Bit 3 0 ... ...
DATA_BIT[4:1] = 0110 Microcontroller selects division factor 119
DATA_BIT4 Bit 4 0 ... ...
DATA_BIT[4:1] = 1011 Microcontroller selects division factor 124
SCI_SYNC Bit 5 0 SCI_SYNC = 0 Asynchronous data transmission to the microcontroller
SCI_SYNC = 1 Synchronous data transmission to the microcontroller
RX_AFC Bit 6 0 RX_AFC = 0 Demodulator threshold is adapted automatically
RX_AFC = 1 Demodulator threshold is defined by DATA_BIT[4:1]
TEST_BIT Bit 7 0 TEST_BIT = 0 No further test bytes
TEST_BIT = 1 Further test byte follows for special test modes
Setting is not allowed for TMS3705DDRQ1.

The TMS3705EDRQ1 can adjust the carrier frequency to the transponder resonance frequency automatically by giving the counter state of the transponder resonance-frequency measurement directly to the frequency divider by setting the first 4 bits in high state. The other combinations of the first 4 bits allow the microcontroller to select the default carrier frequency or to use another frequency. The division factor can be selected to be between 114 and 124.

Some bits are included for testability reasons. The default value of these test bits for normal operation is low. Bit 7 (TEST_BIT) is low for normal operation; otherwise, the base station may enter one of the test modes.

The control logic also controls the demodulator, the SCI encoder, the diagnosis, and the transmission of the diagnosis byte during the charge phase.

The state diagram in Figure 6-1 shows the general behavior of the state machine (the state blocks drawn can contain more than one state). All given times are measured from the moment when the state is entered if not specified otherwise.