SCBS881E January 2010 – October 2018 TMS3705
The control logic is the core of the TMS3705 circuit. This circuit contains a sequencer or a state machine that controls the global operations of the base station (see Figure 6-1). This block has a default mode configuration but can also be controlled by the microcontroller through the TXCT serial input pin to change the configuration and to control the programmable frequency divider. For that purpose a mode control register is implemented in this module that can be written by the microcontroller.
The default mode is a read-only mode that uses the default frequency as the carrier frequency for the full bridge. Therefore the mode control register does not need to be written (it is filled with low states), and the communication sequence between microcontroller and base station starts with TXCT being low for a fixed time to initiate the charge phase. When TXCT becomes high again, the module enters the read phase and the data transmission through the SCIO pin to the microcontroller starts.
There is another read-only mode that differs from the default mode only in the writing of the mode control register before the start of the charge phase. The method to fill the mode control register and the meaning of its contents is described in the following paragraphs.
The write-read mode starts with the programming of the mode control register. Then the charge phase starts with TXCT being low for a fixed time. When TXCT becomes high again, the write phase begins in which the data are transmitted from the microcontroller to the transponder through the TXCT pin, the control logic, the predrivers, and the full bridge by amplitude modulation of 100% with a fixed delay time. After the write phase TXCT goes low again to start another charge or program phase. When TXCT becomes high again, the read phase begins.
The contents of the mode control register (see Table 6-1) define the mode and the way that the carrier frequency generated by the frequency divider is selected to meet the transponder resonance frequency as closely as possible.
|START_BIT||Bit 0||0||START_BIT = 0||The start bit is always low and does not need to be stored.|
|DATA_BIT1||Bit 1||0||DATA_BIT[4:1] = 0000||Microcontroller selects division factor 119|
|DATA_BIT[4:1] = 1111||Division factor is adapted automatically(1)|
|DATA_BIT2||Bit 2||0||DATA_BIT[4:1] = 0001||Microcontroller selects division factor 114|
|DATA_BIT[4:1] = 0010||Microcontroller selects division factor 115|
|DATA_BIT[4:1] = 0110||Microcontroller selects division factor 119|
|DATA_BIT[4:1] = 1011||Microcontroller selects division factor 124|
|SCI_SYNC||Bit 5||0||SCI_SYNC = 0||Asynchronous data transmission to the microcontroller|
|SCI_SYNC = 1||Synchronous data transmission to the microcontroller|
|RX_AFC||Bit 6||0||RX_AFC = 0||Demodulator threshold is adapted automatically|
|RX_AFC = 1||Demodulator threshold is defined by DATA_BIT[4:1]|
|TEST_BIT||Bit 7||0||TEST_BIT = 0||No further test bytes|
|TEST_BIT = 1||Further test byte follows for special test modes|
The TMS3705EDRQ1 can adjust the carrier frequency to the transponder resonance frequency automatically by giving the counter state of the transponder resonance-frequency measurement directly to the frequency divider by setting the first 4 bits in high state. The other combinations of the first 4 bits allow the microcontroller to select the default carrier frequency or to use another frequency. The division factor can be selected to be between 114 and 124.
Some bits are included for testability reasons. The default value of these test bits for normal operation is low. Bit 7 (TEST_BIT) is low for normal operation; otherwise, the base station may enter one of the test modes.
The control logic also controls the demodulator, the SCI encoder, the diagnosis, and the transmission of the diagnosis byte during the charge phase.
The state diagram in Figure 6-1 shows the general behavior of the state machine (the state blocks drawn can contain more than one state). All given times are measured from the moment when the state is entered if not specified otherwise.