A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore, the PCB layout of the TPS62850x demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like the following:
See Figure 12-1 for the recommended layout of the TPS62850x, which is designed for common external ground connections. The input capacitor must be placed as close as possible between the VIN and GND pin.
Provide low inductive and resistive paths for loops with high di/dt. Therefore, paths conducting the switched load current must be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore, the input and output capacitance must be placed as close as possible to the IC pins and parallel wiring over long distances and narrow traces must be avoided. Loops which conduct an alternating current must outline an area as small as possible since this area is proportional to the energy radiated.
Sensitive nodes like FB need to be connected with short wires and not nearby high dv/dt signals (for example, SW). As they carry information about the output voltage, they must be connected as close as possible to the actual output voltage (at the output capacitor). The FB resistors, R1 and R2, must be kept close to the IC and be connected directly to the pin and the system ground plane.
The package uses the pins for power dissipation. Thermal vias on the VIN and GND pins help to spread the heat into the PCB.
The recommended layout is implemented on the EVM and shown in the TPS628502EVM-092 Evaluation Module User's Guide.