SPRSP74C October   2022  – November 2022 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1. 3.1 Functional Block Diagram
  4. 4 Revision History
  5. 5 Device Comparison
    1. 5.1 Related Products
  6. 6 Terminal Configuration and Functions
    1. 6.1 Pin Diagram
      1. 6.1.1 ZCZ Pin Diagram
    2. 6.2 Pin Attributes
      1.      12
      2.      13
    3. 6.3 Signal Descriptions
      1.      15
      2. 6.3.1  ADC
        1.       17
        2.       18
        3.       19
        4.       20
        5.       21
        6. 6.3.1.1 ADC-CMPSS Signal Connections
      3. 6.3.2  ADC_CAL
        1.       24
      4. 6.3.3  ADC VREF
        1.       26
      5. 6.3.4  CPSW
        1.       28
        2.       29
        3.       30
        4.       31
        5.       32
        6.       33
        7.       34
      6. 6.3.5  CPTS
        1.       36
      7. 6.3.6  DAC
        1.       38
      8. 6.3.7  Emulation and Debug
        1.       40
        2.       41
      9. 6.3.8  EPWM
        1.       43
        2.       44
        3.       45
        4.       46
        5.       47
        6.       48
        7.       49
        8.       50
        9.       51
        10.       52
        11.       53
        12.       54
        13.       55
        14.       56
        15.       57
        16.       58
        17.       59
        18.       60
        19.       61
        20.       62
        21.       63
        22.       64
        23.       65
        24.       66
        25.       67
        26.       68
        27.       69
        28.       70
        29.       71
        30.       72
        31.       73
        32.       74
      10. 6.3.9  EQEP
        1.       76
        2.       77
        3.       78
      11. 6.3.10 FSI
        1.       80
        2.       81
        3.       82
        4.       83
        5.       84
        6.       85
        7.       86
        8.       87
      12. 6.3.11 GPIO
        1.       89
      13. 6.3.12 GPMC
        1.       91
      14. 6.3.13 I2C
        1.       93
        2.       94
        3.       95
        4.       96
        5.       97
      15. 6.3.14 LIN
        1.       99
        2.       100
        3.       101
        4.       102
        5.       103
      16. 6.3.15 MCAN
        1.       105
        2.       106
        3.       107
        4.       108
      17. 6.3.16 SPI (MCSPI)
        1.       110
        2.       111
        3.       112
        4.       113
        5.       114
      18. 6.3.17 MMC
        1.       116
      19. 6.3.18 Power Supply
        1.       118
      20. 6.3.19 PRU-ICSS
        1.       120
        2.       121
        3.       122
        4.       123
        5.       124
      21. 6.3.20 QSPI
        1.       126
      22. 6.3.21 Reserved
        1.       128
      23. 6.3.22 SDFM
        1.       130
        2.       131
      24. 6.3.23 System and Miscellaneous
        1. 6.3.23.1 Boot Mode Configuration
          1.        134
        2. 6.3.23.2 Clocking
          1.        136
          2.        137
          3.        138
        3. 6.3.23.3 SYSTEM
          1.        140
          2.        141
        4. 6.3.23.4 VMON
          1.        143
      25. 6.3.24 UART
        1.       145
        2.       146
        3.       147
        4.       148
        5.       149
        6.       150
      26. 6.3.25 XBAR
        1.       152
    4. 6.4 Pin Connectivity Requirements
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  Electrostatic Discharge (ESD) Extended Automotive Ratings
    3. 7.3  Electrostatic Discharge (ESD) Industrial Ratings
    4. 7.4  Power-On Hours (POH) Summary
      1. 7.4.1 Automotive Temperature Profile
    5. 7.5  Recommended Operating Conditions
    6. 7.6  Operating Performance Points
    7. 7.7  Power Consumption Summary
      1. 7.7.1 Power Consumption - Maximum
      2. 7.7.2 Power Consumption - Typical
      3. 7.7.3 Power Consumption - Traction Inverter
    8. 7.8  Electrical Characteristics
      1. 7.8.1 Digital and Analog IO Electrical Characteristics
      2. 7.8.2 Analog-to-Digital Converter (ADC)
      3. 7.8.3 Comparator Subsystem A (CMPSSA)
      4. 7.8.4 Comparator Subsystem B (CMPSSB)
      5. 7.8.5 Digital-to-Analog Converter (DAC)
      6. 7.8.6 Power Management Unit (PMU)
      7. 7.8.7 Safety Comparators
    9. 7.9  VPP Specifications for One-Time Programmable (OTP) eFuses
      1. 7.9.1 VPP Specifications
      2. 7.9.2 Hardware Requirements
      3. 7.9.3 Programming Sequence
      4. 7.9.4 Impact to Your Hardware Warranty
    10. 7.10 Thermal Resistance Characteristics
      1. 7.10.1 Package Thermal Characteristics
    11. 7.11 Timing and Switching Characteristics
      1. 7.11.1 Timing Parameters and Information
      2. 7.11.2 Power Supply Sequencing
        1. 7.11.2.1 Power-On and Reset Sequencing
          1. 7.11.2.1.1 Power Reset Sequence Description
        2. 7.11.2.2 Power-Down Sequencing
      3. 7.11.3 System Timing
        1.       System Timing Conditions
        2. 7.11.3.1 Reset Timing
          1.        PORz Timing Requirements
          2.        191
          3.        WARMRSTn Switching Characteristics
          4.        193
          5.        WARMRSTn Timing Requirements
          6.        195
        3. 7.11.3.2 Safety Signal Timing
          1.        SAFETY_ERRORn Switching Characteristics
          2.        198
      4. 7.11.4 Clock Specifications
        1. 7.11.4.1 Input Clocks / Oscillators
          1. 7.11.4.1.1 Crystal Oscillator (XTAL) Parameters
          2. 7.11.4.1.2 External Clock Characteristics
        2. 7.11.4.2 Clock Timing
          1.        Clock Timing Requirements
          2.        205
          3.        Clock Switching Characteristics
          4.        207
      5. 7.11.5 Peripherals
        1. 7.11.5.1  2-port Gigabit Ethernet MAC (CPSW3G)
          1. 7.11.5.1.1 CPSW3G MDIO Timing
            1.         CPSW3G MDIO Timing Conditions
            2.         CPSW3G MDIO Timing Requirements
            3.         CPSW3G MDIO Switching Characteristics
            4.         214
          2. 7.11.5.1.2 CPSW3G RMII Timing
            1.         CPSW3G RMII Timing Conditions
            2.         CPSW3G RMII[x]_REFCLK Timing Requirements - RMII Mode
            3.         218
            4.         CPSW3G RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RXER Timing Requirements - RMII Mode
            5.         220
            6.         CPSW3G RMII[x]_TXD[1:0], and RMII[x]_TXEN Switching Characteristics - RMII Mode
            7.         222
          3. 7.11.5.1.3 CPSW3G RGMII Timing
            1.         CPSW3G RGMII Timing Conditions
            2.         CPSW3G RGMII[x]_RCLK Timing Requirements - RGMII Mode
            3.         CPSW3G RGMII[x]_RD[3:0], and RGMII[x]_RCTL Timing Requirements
            4.         227
            5.         CPSW3G RGMII[x]_TCLK Switching Characteristics - RGMII Mode
            6.         CPSW3G RGMII[x]_TD[3:0], and RGMII[x]_TCTL Switching Characteristics - RGMII Mode
            7.         230
        2. 7.11.5.2  Enhanced Capture (eCAP)
          1.        eCAP Timing Conditions
          2.        eCAP Timing Requirements
          3.        234
          4.        eCAP Switching Charcteristics
          5.        236
        3. 7.11.5.3  Enhanced Pulse Width Modulation (ePWM)
          1.        ePWM Timing Conditions
          2.        ePWM Timing Requirements
          3.        240
          4.        ePWM Switching Characteristics
          5.        242
        4. 7.11.5.4  Enhanced Quadrature Encoder Pulse (eQEP)
          1.        eQEP Timing Conditions
          2.        eQEP Timing Requirements
          3.        246
          4.        eQEP Switching Characteristics
        5. 7.11.5.5  Fast Serial Interface (FSI)
          1.        FSI Timing Conditions
          2.        FSIRX Timing Requirements
          3.        251
          4.        FSIRX Switching Characteristics
          5.        FSITX Switching Characteristics
          6.        254
          7.        FSITX SPI Signaling Mode Switching Characteristics
          8.        256
        6. 7.11.5.6  General Purpose Input/Output (GPIO)
          1.        GPIO Timing Conditions
          2.        GPIO Timing Requirements
          3.        GPIO Switching Characteristics
        7. 7.11.5.7  General Purpose Memory Controller (GPMC)
          1.        GPMC Timing Conditions
          2.        GPMC/NOR Flash Timing Requirements - Synchronous Mode 100MHz
          3.        GPMC/NOR Flash Switching Charcteristics - Synchronous Mode 100MHz
          4.        265
          5.        GPMC/NOR Flash Timing Requirements - Asynchronous Mode 100MHz
          6.        GPMC/NOR Flash Switching Charcteristics - Asynchronous Mode 100MHz
          7.        268
          8.        GPMC/NAND Flash Timing Requirements - Asynchronous Mode 100MHz
          9.        GPMC/NAND Flash Switching Charcteristics - Asynchronous Mode 100MHz
          10.        271
        8. 7.11.5.8  Inter-Integrated Circuit (I2C)
          1. 7.11.5.8.1 I2C
        9. 7.11.5.9  Local Interconnect Network (LIN)
          1.        LIN Timing Conditions
          2.        LIN Timing Requirements
          3.        LIN Switching Charcteristics
        10. 7.11.5.10 Modular Controller Area Network (MCAN)
          1.        MCAN Timing Conditions
          2.        MCAN Switching Characteristics
        11. 7.11.5.11 Serial Peripheral Interface (SPI)
          1.        SPI Timing Conditions
          2.        SPI Controller Mode Timing Requirements
          3.        284
          4.        SPI Controller Mode Switching Characteristics (Clock Phase = 0)
          5.        286
          6.        SPI Peripheral Mode Timing Requirements
          7.        288
          8.        SPI Peripheral Mode Switching Characteristics
          9.        290
        12. 7.11.5.12 Multi-Media Card/Secure Digital (MMCSD)
          1.        MMC Timing Conditions
          2.        MMC Timing Requirements - SD Card Default Speed Mode
          3.        294
          4.        MMC Switching Characteristics - SD Card Default Speed Mode
          5.        296
          6.        MMC Timing Requirements - SD Card High Speed Mode
          7.        298
          8.        MMC Switching Characteristics - SD Card High Speed Mode
          9.        300
        13. 7.11.5.13 Quad Serial Peripheral Interface (QSPI)
          1.        QSPI Timing Conditions
          2.        QSPI Timing Requirements
          3.        304
          4.        QSPI Switching Characteristics
          5.        306
        14. 7.11.5.14 Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS)
          1. 7.11.5.14.1 PRU-ICSS Programmable Real-Time Unit (PRU)
            1.         PRU-ICSS PRU Timing Conditions
            2.         PRU-ICSS PRU Switching Characteristics - Direct Output Mode
            3.         311
            4.         PRU-ICSS PRU Timing Requirements - Parallel Capture Mode
            5.         313
            6.         PRU-ICSS PRU Timing Requirements - Shift In Mode
            7.         315
            8.         PRU-ICSS PRU Switching Characteristics - Shift Out Mode
            9.         317
          2. 7.11.5.14.2 PRU-ICSS PRU Sigma Delta and Peripheral Interface
            1.         PRU-ICSS PRU Sigma Delta and Peripheral Interface Timing Conditions
            2.         PRU-ICSS PRU Timing Requirements - Sigma Delta Mode
            3.         321
            4.         PRU-ICSS PRU Timing Requirements - Peripheral Interface Mode
            5.         323
            6.         PRU-ICSS PRU Switching Characteristics - Peripheral Interface Mode
            7.         325
          3. 7.11.5.14.3 PRU-ICSS Pulse Width Modulation (PWM)
            1.         PRU-ICSS PWM Timing Conditions
            2.         PRU-ICSS PWM Switching Characteristics
            3.         329
          4. 7.11.5.14.4 PRU-ICSS Industrial Ethernet Peripheral (IEP)
            1.         PRU-ICSS IEP Timing Conditions
            2.         PRU-ICSS IEP Timing Requirements - Input Validated with SYNCx
            3.         333
            4.         PRU-ICSS IEP Timing Requirements - Digital IOs
            5.         335
            6.         PRU-ICSS IEP Timing Requirements - LATCHx_IN
            7.         337
          5. 7.11.5.14.5 PRU-ICSS Universal Asynchronous Receiver Transmitter (UART)
            1.         PRU-ICSS UART Timing Conditions
            2.         PRU-ICSS UART Timing Requirements
            3.         PRU-ICSS UART Switching Characteristics
            4.         342
          6. 7.11.5.14.6 PRU-ICSS Enhanced Capture Peripheral (ECAP)
            1.         PRU-ICSS ECAP Timing Conditions
            2.         PRU-ICSS ECAP Timing Requirements
            3.         346
            4.         PRU-ICSS ECAP Switching Characteristics
            5.         348
          7. 7.11.5.14.7 PRU-ICSS MDIO and MII
            1. 7.11.5.14.7.1 PRU-ICSS MDIO Timing
              1.          PRU-ICSS MDIO Timing Conditions
              2.          PRU-ICSS MDIO Timing Requirements
              3.          PRU-ICSS MDIO Switching Characteristics
              4.          354
            2. 7.11.5.14.7.2 PRU-ICSS MII Timing
              1.          PRU-ICSS MII Timing Conditions
              2.          PRU-ICSS MII Timing Requirements - MII[x]_RX_CLK
              3.          358
              4.          PRU-ICSS MII Timing Requirements - MII[x]_RXD[3:0], MII[x]_RX_DV, and MII[x]_RX_ER
              5.          360
              6.          PRU-ICSS MII Switching Characteristics - MII[x]_TX_CLK
              7.          362
              8.          PRU-ICSS MII Switching Characteristics - MII[x]_TXD[3:0] and MII[x]_TXEN
              9.          364
        15. 7.11.5.15 Sigma Delta Filter Module (SDFM)
          1.        SDFM Timing Conditions
          2.        SDFM Switching Characteristics
        16. 7.11.5.16 Universal Asynchronous Receiver/Transmitter (UART)
          1.        UART Timing Conditions
          2.        UART Timing Requirements
          3.        UART Switching Characteristics
          4.        372
      6. 7.11.6 Emulation and Debug
        1. 7.11.6.1 JTAG
          1.        JTAG Timing Conditions
          2.        JTAG Timing Requirements
          3.        JTAG Switching Characteristics
          4.        378
        2. 7.11.6.2 Trace
          1.        Debug Trace Timing Conditions
          2.        Debug Trace Switching Characteristics
          3.        382
    12. 7.12 Decoupling Capacitor Requirements
      1. 7.12.1 Decoupling Capacitor Requirements
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Processor Subsystems
      1. 8.2.1 Arm Cortex-R5F Subsystem
  9. 9 Applications, Implementation, and Layout
    1. 9.1 Device Connection and Layout Fundamentals
      1. 9.1.1 External Oscillator
      2. 9.1.2 JTAG, EMU, and TRACE
      3. 9.1.3 Hardware Design Guide
  10. 10Device and Documentation Support
    1. 10.1 Device Nomenclature
      1. 10.1.1 Standard Package Symbolization
      2. 10.1.2 Device Naming Convention
    2. 10.2 Tools and Software
    3. 10.3 Documentation Support
    4. 10.4 Support Resources
    5. 10.5 Trademarks
    6. 10.6 Electrostatic Discharge Caution
    7. 10.7 Glossary
  11. 11Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • ZCZ|324
Thermal pad, mechanical data (Package|Pins)
Orderable Information

1 Features

Processor Cores:

  • Single, dual, and quad-core Arm®Cortex®-R5F MCU with each core running up to 400 MHz
    • 16KB I-cache with 64-bit ECC per CPU core
    • 16KB D-cache with 32-bit ECC per CPU core
    • 64KB Tightly-Coupled Memory (TCM) with 32-bit ECC per CPU core
    • Lockstep or Dual-core capable clusters

Memory Subsystem:

  • 2MB of On-Chip RAM (OCSRAM)
    • 4 Banks x 512KB
    • ECC error protection
    • Internal DMA engine support

System on Chip (SoC) Services and Architecture:

  • 1x EDMA to support data movement functions
  • Device Boot supported from the following interfaces:
    • UART (Primary/Backup)
    • QSPI NOR Flash (4S/1S) (Primary)
  • Interprocessor communication modules
    • SPINLOCK module for synchronizing processes running on multiple cores
    • MAILBOX functionality implemented through CTRLMMR registers
  • Central Platform Time Sync (CPTS) support with time-sync and compare-event interrupt routers

Media and Data Storage:

  • 1x 4-bit Multi-Media Card/Secure Digital (MMC/SD) interface
  • General-Purpose Memory Controller (GPMC)
    • 16-bit parallel data bus with 22-bit address bus
    • Up to 4MB addressable memory space
    • Integrated Error Location Module (ELM) support for error checking

General Connectivity:

  • 6x Universal Asynchronous RX-TX (UART)
  • 5x Serial Peripheral Interface (SPI) controllers
  • 5x Local Interconnect Network (LIN) ports
  • 4x Inter-Integrated Circuit (I2C) ports
  • 4x Modular Controller Area Network (MCAN) modules with CAN-FD support
  • 1x Quad Serial Peripheral Interface (QSPI)
  • 4x Fast Serial Interface Transmitters (FSITX)
  • 4x Fast Serial Interface Receivers (FSIRX)
  • Up to 140 General-Purpose I/O (GPIO) pins

Sensing & Actuation:

  • Real-time Control Subsystem (CONTROLSS)
  • Flexible Input/Output Crossbars (XBAR)
  • 5x 12-bit Analog-to-Digital Converters (ADC)
    • 6-input SAR ADC up to 4 MSPS
      • 6x Single-ended channels OR
      • 3x Differential channels
    • Highly Configurable ADC Digital Logic
      • XBAR Start of Conversion Triggers (SOC)
      • User-defined Sample and Hold (S+H)
      • Flexible Post-Processing Blocks (PPB)
  • 10x Analog Comparators with Type-A programmable DAC reference (CMPSSA)
  • 10x Analog Comparators with Type-B programmable DAC reference (CMPSSB)
  • 1x 12-bit Digital-to-Analog Converter (DAC)
  • 32x Pulse Width Modulation (EPWM) modules
    • Single or Dual PWM channels
    • Advanced PWM Configurations
    • Extended HRPWM time resolution
  • 10x Enhanced Capture (ECAP) modules
  • 3x Enhanced Quadrature Encoder Pulse (EQEP) modules
  • 2x 4-Ch Sigma-Delta Filter Modules (SDFM)
  • Additional Signal-multiplex Crossbars (XBAR)

Industrial Connectivity:

  • Programmable Real-Time Unit (PRU-SS) and
    PRU-Industrial Communication Subsystem (PRU-ICSS)
    • Dual core Programmable Realtime Unit Subsystem (PRU0 / PRU1)
      • Deterministic Hardware
      • Dynamic Firmware
    • 20-channel enhanced input (eGPI) per PRU
    • 20-channel enhanced output (eGPO) per PRU
    • Embedded Peripherals and Memory
      • 1x UART, 1x ECAP
      • 1x MDIO, 1x IEP,
      • 1x 32KB Shared General Purpose RAM
      • 2x 8KB Shared Data RAM
      • 1x 12KB IRAM per PRU
      • ScratchPad (SPAD), MAC/CRC
    • Digital encoder and sigma-delta control loops
    • The PRU-ICSS enables advanced industrial protocols including:
      • EtherCAT®, Ethernet/IP™,
      • PROFINET®, IO-Link® for order
    • Dedicated Interrupt Controller (INTC)
    • Dynamic CONTROLSS XBAR Integration

High-Speed Interfaces:

  • Integrated Ethernet switch supporting two external ports
    • RMII (10/100) or RGMII (10/100/1000)
    • IEEE 1588 (2008 Annex D, Annex E, Annex F) with 802.1AS PTP
    • Clause 45 MDIO PHY management
    • 512x ALE engine-based Packet Classifiers
    • Priority flow control with up to 2KB packet size
    • Four CPU hardware interrupt pacing
    • IP/UDP/TCP checksum offload in hardware

Security:

  • Hardware Security Module (HSM) with support for Auto SHE 1.1/EVITA
  • Secure boot support
    • Device Take Over Protection
    • Hardware-enforced root-of-trust
    • Authenticated boot
    • SW Anti-rollback protection
  • Debug security
    • Secure device debug only after proper authentication
    • Ability to disable device debug functionality
  • Device ID and Key Management
    • Support for OTP Memory (FUSEROM)
      • Store root keys & other security fields
    • Separate EFUSE controllers and FUSE ROMs
    • Unique Public Device Identifiers (UIDs)
  • Memory Protection Units (MPU)
    • Dedicated Arm® MPU per Cortex®-R5F core
    • System MPU - present at various interfaces in the SoC (MPU or Firewall)
    • 8-16 Programmable Regions
      • Enable/Privilege ID
      • Start/End Address
      • Read/Write/Cachable
      • Secure/Non-Secure
  • Cryptographic Acceleration
    • Cryptographic cores with DMA Support
    • AES - 128/192/256-bit key sizes
    • SHA2 - 256/384/512-bit support
    • DRBG with pseudo and true random number generator
    • PKA (public key accelerator) to assist in RSA/ECC processing

Functional Safety:

  • Enables design of systems with functional safety requirements
    • Error Signaling Module (ESM) with designated SAFETY_ERRORn pin
    • ECC or parity on calculation-critical memories
    • Built-In Self-Test (BIST) and fault-injection for CPU and on-chip RAM
    • Runtime internal diagnostic modules including voltage, temperature, and clock monitoring, windowed watchdog timers, CRC engines for memory integrity checks
  • Functional Safety-Compliant targeted [Industrial]
    • Developed for functional safety applications
    • Documentation to be made available to aid IEC 61508 functional safety system design
    • Systematic capability up to SIL-3 targeted
    • Hardware integrity up to SIL-3 targeted
    • Safety-related certification
      • IEC 61508 planned
  • Functional Safety-Compliant targeted [Automotive]
    • Developed for functional safety applications
    • Documentation to be made available to aid ISO 26262 functional safety system design
    • Systematic capability up to ASIL-D targeted
    • Hardware integrity up to ASIL-D targeted
    • Safety-related certification
      • ISO 26262 planned

Technology / Package:

  • AEC-Q100 qualified for automotive applications
  • 45-nm technology
  • ZCZ Package
    • 324-pin NFBGA
    • 15.0 mm x 15.0 mm
    • 0.8 mm pitch