JAJSN15 December 2023 ADS9227
ADVMIX
PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT | |
---|---|---|---|---|---|
RESET | |||||
tPU | Power-up time for device | 25 | ms | ||
LVDS DATA INTERFACE | |||||
tRT | Rise time | With 50-Ω transmission line of length = 20 mm, differential RL = 100 Ω, and CL = 1 pF | 600 | ps | |
tFT | Fall time | 600 | ps | ||
tCYCLE | Sampling clock period | ADS9228 | 100 | ns | |
ADS9227 | 200 | ||||
tDCLK | Clock output | 4.167 | ns | ||
Clock duty cycle | 45 | 55 | % | ||
td_DCLKDO | Time delay: DCLKP rising to corresponding data valid | At 5Msps, SDR mode | –0.8 | 0.8 | ns |
toff_DCLKDO_r | Time offset: DCLKP rising to corresponding data valid | At 5Msps, DDR mode | tDCLK / 4 – 0.8 | tDCLK / 4 + 0.8 | ns |
toff_DCLKDO_f | Time offset: DCLKP falling to corresponding data valid | At 5Msps, DDR mode | tDCLK / 4 – 0.8 | tDCLK / 4 + 0.8 | ns |
tPD | Time delay: SMPL_CLK falling to DCLKP rising | tDCLK | ns | ||
tPU_SMPL_CLK | Time delay: free running clock connected to SMPL_CLK to ADC data valid | 100 | µs | ||
SPI TIMINGS | |||||
tden_CKDO | Time delay: 8th SCLK rising edge to SDO enable | 30 | ns | ||
tdz_CKDO | Time delay: 24th SCLK rising edge to SDO going Hi-Z | 30 | ns | ||
td_CKDO | Time delay: SCLK launch edge to corresponding data valid on SDO | 20 | ns | ||
tht_CKDO | Hold time: SCLK launch edge to previous data valid on SDO | 2 | ns |