JAJSCM1A December   2010  – April 2016 INA203-Q1

PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
  4. 改訂履歴
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics: Current-Shunt Monitor
    6. 7.6 Electrical Characteristics: Comparator
    7. 7.7 Electrical Characteristics: Reference
    8. 7.8 Electrical Characteristics: General
    9. 7.9 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Comparator
      2. 8.3.2 Comparator Delay
      3. 8.3.3 Comparator Maximum Input Voltage Range
      4. 8.3.4 Reference
      5. 8.3.5 Output Voltage Range
    4. 8.4 Device Functional Modes
  9. Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Basic Connections
      2. 9.1.2 Selecting RSHUNT
      3. 9.1.3 Input Filtering
      4. 9.1.4 Accuracy Variations as a Result of VSENSE and Common-Mode Voltage
        1. 9.1.4.1 Normal Case 1: VSENSE ≥ 20 mV, VCM ≥ VS
        2. 9.1.4.2 Normal Case 2: VSENSE ≥ 20 mV, VCM < VS
        3. 9.1.4.3 Low VSENSE Case 1:
        4. 9.1.4.4 Low VSENSE Case 2: VSENSE < 20 mV, 0 V ≤ VCM ≤ VS
      5. 9.1.5 Transient Protection
    2. 9.2 Typical Applications
      1. 9.2.1 Polyswitch Warning and Fault Detection Circuit
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curves
      2. 9.2.2 Lead-Acid Battery Protection Circuit
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12デバイスおよびドキュメントのサポート
    1. 12.1 コミュニティ・リソース
    2. 12.2 商標
    3. 12.3 静電気放電に関する注意事項
    4. 12.4 用語集
  13. 13メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Detailed Description

Overview

The INA203-Q1 device is a unidirectional voltage output current-sense amplifier with dual comparators and voltage reference. The INA203-Q1 operates over a wide range of common-mode voltage (–16 V to +80 V) and incorporates two open-drain comparators with internal 0.6-V references. Comparator 1 includes a latching capability, and Comparator 2 has a user-programmable delay. The device also incorporates a 1.2-V reference output.

Functional Block Diagram

INA203-Q1 front_so_tssop_bos539.gif

Feature Description

Comparator

The INA203-Q1 incorporates two open-drain comparators. These comparators typically have 2 mV of offset and a 1.3-μs (typical) response time. The output of Comparator 1 latches and is reset through the CMP1 RESET pin, as shown in Figure 26.

The INA203-Q1 device includes additional features for comparator functions. The comparator reference voltage of both Comparator 1 and Comparator 2 can be overridden by external inputs for increased design flexibility. Comparator 2 has a programmable delay.

INA203-Q1 ai_comp_latch_bos393.gif Figure 26. Comparator Latching Capability

Comparator Delay

The Comparator 2 programmable delay is controlled by a capacitor connected to the CMP2 Delay Pin; see Figure 30. The capacitor value (in μF) is selected by using Equation 1:

Equation 1. INA203-Q1 q_cdelay_bos393.gif

A simplified version of the delay circuit for Comparator 2 is shown in Figure 27. The delay comparator consists of two comparator stages with the delay between them.

NOTE

I1 and I2 cannot be turned on simultaneously; I1 corresponds to a U1 low output and I2 corresponds to a U1 high output.

Using an initial assumption that the U1 output is low, I1 is on, then U2 +IN is zero. If U1 goes high, I2 supplies 120 nA to CDELAY. The voltage at U2 +IN begins to ramp toward a 0.6-V threshold. When the voltage crosses this threshold, the U2 output goes high while the voltage at U2 +IN continues to ramp up to a maximum of 1.2 V when given sufficient time (twice the value of the delay specified for CDELAY). This entire sequence is reversed when the comparator outputs go low, so that returning to low exhibits the same delay.

INA203-Q1 ai_cmp2_fbd_mod_bos393.gif Figure 27. Simplified Model of The Comparator 2 Delay Circuit

It is important to note the behavior of the Comparator 2 when the events at the inputs occur more rapidly than the set delay timeout. For example, when the U1 output goes high (turning on I2), but returns low (turning I1 back on) prior to reaching the 0.6 V transition for U2. The voltage at U2 +IN ramps back down at a rate determined by the value of CDELAY, and only returns to zero if given sufficient time.

In essence, when analyzing Comparator 2 for behavior with events more rapid than its delay setting, use the model shown in Figure 27.

Comparator Maximum Input Voltage Range

The maximum voltage at the comparator input for normal operation is up to (VS) – 1.5 V. There are special considerations when overdriving the reference inputs (pins 3 and 6). Driving either or both inputs high enough to drive 1 mA back into the reference introduces errors into the reference. Figure 28 shows the basic input structure. A general guideline is to limit the voltage on both inputs to a total of 20 V. The exact limit depends on the available voltage and whether either or both inputs are subject to the large voltage. When making this determination, consider the 20 kΩ from each input back to the comparator. Figure 29 shows the maximum input voltage that avoids creating a reference error when driving both inputs (an equivalent resistance back into the reference of 10 kΩ).

INA203-Q1 ai_lim_curr_1ma_bos393.gif Figure 28. Limit Current Into Reference ≤ 1 mA
INA203-Q1 ai_odrive_wo_err_bos539.gif Figure 29. Overdriving Comparator Inputs Without Generating a Reference Error

Reference

The INA203-Q1 include an internal voltage reference that has a load regulation of 0.4 mV/mA (typical), and not more than 100 ppm/°C of drift. The device allows external access to reference voltages, where voltages of 1.2 V and 0.6 V are both available. Output current versus output voltage is illustrated in the Typical Characteristics section.

Output Voltage Range

The output of the INA203-Q1 is accurate within the output voltage swing range set by the power-supply pin, VS. Given the device gain of 20, where a 250 mV full-scale input from the shunt resistor requires an output voltage swing of +5 V, and a power-supply voltage sufficient to achieve +5 V on the output.

Device Functional Modes

The INA203-Q1 has a single functional mode and is operational when the power-supply voltage is greater than 2.7 V. The common-mode voltage must be between –16 V and +80 V. The maximum power supply voltage for the INA203-Q1 is 18 V.