JAJSM75G December   2015  – August 2022 LMX2592

PRODUCTION DATA  

  1. 特長
  2. アプリケーション
  3. 概要
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Functional Description
      1. 7.3.1  Input Signal
      2. 7.3.2  Input Signal Path
      3. 7.3.3  PLL Phase Detector and Charge Pump
      4. 7.3.4  N Divider and Fractional Circuitry
      5. 7.3.5  Voltage Controlled Oscillator
      6. 7.3.6  VCO Calibration
      7. 7.3.7  VCO Doubler
      8. 7.3.8  Channel Divider
      9. 7.3.9  Output Distribution
      10. 7.3.10 Output Buffer
      11. 7.3.11 Phase Adjust
    4. 7.4 Device Functional Modes
      1. 7.4.1 Power Down
      2. 7.4.2 Lock Detect
      3. 7.4.3 Register Readback
    5. 7.5 Programming
      1. 7.5.1 Recommended Initial Power on Programming Sequence
      2. 7.5.2 Recommended Sequence for Changing Frequencies
    6. 7.6 Register Maps
      1. 7.6.1 LMX2592 Register Map – Default Values
        1. 7.6.1.1 Register Descriptions
  8. Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1  Optimization of Spurs
        1. 8.1.1.1 Understanding Spurs by Offsets
        2. 8.1.1.2 Spur Mitigation Techniques
      2. 8.1.2  Configuring the Input Signal Path
        1. 8.1.2.1 Input Signal Noise Scaling
      3. 8.1.3  Input Pin Configuration
      4. 8.1.4  Using the OSCin Doubler
      5. 8.1.5  Using the Input Signal Path Components
        1. 8.1.5.1 Moving Phase Detector Frequency
        2. 8.1.5.2 Multiplying and Dividing by the Same Value
      6. 8.1.6  Designing for Output Power
      7. 8.1.7  Current Consumption Management
      8. 8.1.8  Decreasing Lock Time
      9. 8.1.9  Modeling and Understanding PLL FOM and Flicker Noise
      10. 8.1.10 External Loop Filter
    2. 8.2 Typical Application
      1. 8.2.1 Design for Low Jitter
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curve
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  9. Device and Documentation Support
    1. 9.1 Device Support
      1. 9.1.1 Development Support
    2. 9.2 Documentation Support
      1. 9.2.1 Related Documentation
    3. 9.3 Receiving Notification of Documentation Updates
    4. 9.4 サポート・リソース
    5. 9.5 Trademarks
    6. 9.6 Electrostatic Discharge Caution
    7. 9.7 Glossary
  10. 10Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ(パッケージ|ピン)
  • RHA|40
サーマルパッド・メカニカル・データ
発注情報

Electrical Characteristics

3.15 V ≤ VCC ≤ 3.45 V, –40°C ≤ TA ≤ 85°C.
Typical values are at VCC = 3.3 V, 25°C (unless otherwise noted)
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
POWER SUPPLY
VCCSupply voltage3.3V
ICCSupply currentSingle 6-GHz, 0-dBm output(1)250mA
IPDPowerdown current3.7mA
OUTPUT CHARACTERISTICS
FoutOutput frequency209800MHz
PoutTypical high output powerOutput = 3 GHz, 50-Ω pullup, single-ended(2)8dBm
TcalVCO calibration timeReference input = 100 MHz, 7-GHz desired output(8)590800µs
INPUT SIGNAL PATH
REFinReference input frequency51400MHz
REFvReference input voltageAC-coupled, differential(3)0.22Vppd
MULinInput signal path multiplier input frequency4070MHz
MULoutInput signal path multiplier output frequency180250MHz
PHASE DETECTOR AND CHARGE PUMP
PDFPhase detector frequency5200MHz
Extended range mode(4)0.25400MHz
CPICharge pump currentProgrammable012mA
PLL PHASE NOISE
PLL_flicker_NormNormalized PLL Flicker Noise(5)–126dBc/Hz
PLL_FOMNormalized PLL Noise Floor (PLL Figure of Merit)(5)–231dBc/Hz
VCO
|ΔTCL|Allowable temperature drift(6)VCO not being recalibrated125°C
PNopen loopOutput = 3 GHz100 kHz–118.8dBc/Hz
1 MHz–140.3
10 MHz–155.1
100 MHz–156.3
Output = 6 GHz100 kHz–112.6
1 MHz–134.2
10 MHz–152.6
100 MHz–156.2
Output = 9.8 GHz100 kHz–108.2
1 MHz–129.1
10 MHz–140.5
100 MHz–141.1
HARMONIC DISTORTION(7)
HD_fundHarmonic Distortion fundamental feed-through with doubler enabled8 GHz, VCO doubler enabledFundamental (4 GHz)–26
HD2 2nd Order Harmonic Distortion(9) Testing output A, output at 5 GHz, output power level at 8.5-dBm, single-ended output, other end terminated with 50 Ω. –27 dBc
HD3 3rd Order Harmonic Distortion(9) –25 dBc
DIGITAL INTERFACE
VIHHigh level input voltage1.4VCCV
VILLow level input voltage00.4V
IIHHigh level input current–2525µA
IILLow level input current–2525µA
VOHHigh level output voltageLoad/Source Current of –350 µAVCC – 0.4V
VOLLow level output voltageLoad/Sink Current of 500 µA0.4V
SPIWHighest SPI write speed75MHz
SPIRSPI read speed50MHz
For typical total current consumption of 250 mA: 100-MHz input frequency, OSCin doubler bypassed, pre-R divider bypassed, multiplier bypassed, post-R divider bypassed, 100-MHz phase detector frequency, 0.468-mA charge pump current, channel divider off, one output on, 6GHz output frequency, 50-Ω output pullup, 0-dBm output power (differential). See the Section 8 section for more information.
For a typical high output power for a single-ended output, with 50-Ω pullup on both M and P side, register OUTx_POW = 63. Un-used side terminated with 50-Ω load.
There is internal voltage biasing so the OSCinM and OSCinP pins must always be AC-coupled (capacitor in series). Vppd is differential peak-to-peak voltage swing. If there is a differential signal (two are negative polarity of each other), the total swing is one subtracted by the other, each should be 0.1 to 1-Vppd. If there is a single-ended signal, it can have 0.2 to 2 Vppd. See the Section 8 section for more information.
To use phase detector frequencies lower than 5-MHz set register FCAL_LPFD_ADJ = 3. To use phase detector frequencies higher than 200 MHz, you must be in integer mode, set register PFD_CTL = 3 (to use single PFD mode), set FCAL_HPFD_ADJ = 3. For more information, see the Section 7 section.
The PLL noise contribution is measured using a clean reference and a wide loop bandwidth and is composed into flicker and flat components. PLL_flat = PLL_FOM + 20 × log(Fvco/Fpd) + 10 × log(Fpd / 1Hz). PLL_flicker (offset) = PLL_flicker_Norm + 20 × log(Fvco / 1GHz) – 10 × log(offset / 10kHz). Once these two components are found, the total PLL noise can be calculated as PLL_Noise = 10 × log(10PLL_Flat / 10 + 10PLL_flicker / 10).
Not tested in production. Ensured by characterization. Allowable temperature drift refers to programming the device at an initial temperature and allowing this temperature to drift without reprogramming the device, and still have the device stay in lock. This change could be up or down in temperature and the specification does not apply to temperatures that go outside the recommended operating temperatures of the device.
Not tested in production. Typical numbers from characterization with output settings: 50-Ω pullup, OUTA_POW = 15, channel divider off.
The is the calibration time from the time of FCAL_EN = 1 is triggered to the calibration algorithm completing and output at 7 GHz. A reference input signal of 100 MHz is used and register CAL_CLK_DIV = 0 for state machine clock to be 100 MHz. Faster calibration times can be achieve through changes of other register settings. See the Section 8 section for more information. This parameter is ensured by bench.
This parameter is verified by characterization on evaluation board, not tested in production.