JAJSJG3A August   2020  – October 2020 LP8864-Q1

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Logic Interface Characteristics
    7. 6.7 Timing Requirements for I2C Interface
    8.     14
    9. 6.8 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Control Interface
      2. 7.3.2 Function Setting
      3. 7.3.3 Device Supply (VDD)
      4. 7.3.4 Enable (EN)
      5. 7.3.5 Charge Pump
      6. 7.3.6 Boost Controller
        1. 7.3.6.1 Boost Cycle-by-Cycle Current Limit
        2. 7.3.6.2 Controller Min On/Off time
        3. 7.3.6.3 Boost Adaptive Voltage Control
          1. 7.3.6.3.1 FB Divider Using Two-Resistor Method
          2. 7.3.6.3.2 FB Divider Using Three-Resistor Method
          3. 7.3.6.3.3 FB Divider Using External Compensation
        4. 7.3.6.4 Boost Sync and Spread Spectrum
        5. 7.3.6.5 Boost Output Discharge
        6. 7.3.6.6 Light Load Mode
      7. 7.3.7 LED Current Sinks
        1. 7.3.7.1 LED Output Current Setting
        2. 7.3.7.2 LED Output String Configuration
        3. 7.3.7.3 LED Output PWM Clock Generation
      8. 7.3.8 Brightness Control
        1. 7.3.8.1 Brightness Control Signal Path
        2. 7.3.8.2 Dimming Mode
        3. 7.3.8.3 LED Dimming Frequency
        4. 7.3.8.4 Phase-Shift PWM Mode
        5. 7.3.8.5 Hybrid Mode
        6. 7.3.8.6 Direct PWM Mode
        7. 7.3.8.7 Sloper
        8. 7.3.8.8 PWM Detector Hysteresis
        9. 7.3.8.9 Dither
      9. 7.3.9 Protection and Fault Detections
        1. 7.3.9.1 Supply Faults
          1. 7.3.9.1.1 VIN Undervoltage Faults (VINUVLO)
          2.        52
          3. 7.3.9.1.2 VIN Overvoltage Faults (VINOVP)
          4. 7.3.9.1.3 VDD Undervoltage Faults (VDDUVLO)
          5. 7.3.9.1.4 VIN OCP Faults (VINOCP)
            1. 7.3.9.1.4.1 VIN OCP Current Limit vs. Boost Cycle-by-Cycle Current Limit
          6. 7.3.9.1.5 Charge Pump Faults (CPCAP, CP)
          7. 7.3.9.1.6 CRC Error Faults (CRCERR)
        2. 7.3.9.2 Boost Faults
          1. 7.3.9.2.1 Boost Overvoltage Faults (BSTOVPL, BSTOVPH)
          2. 7.3.9.2.2 Boost Overcurrent Faults (BSTOCP)
          3. 7.3.9.2.3 LEDSET Resistor Missing Faults (LEDSET)
          4. 7.3.9.2.4 MODE Resistor Missing Faults (MODESEL)
          5. 7.3.9.2.5 FSET Resistor Missing Faults (FSET)
          6. 7.3.9.2.6 ISET Resistor Out of Range Faults (ISET)
          7. 7.3.9.2.7 Thermal Shutdown Faults (TSD)
        3. 7.3.9.3 LED Faults
          1. 7.3.9.3.1 Open LED Faults (OPEN_LED)
          2. 7.3.9.3.2 Short LED Faults (SHORT_LED)
          3. 7.3.9.3.3 LED Short to GND Faults (GND_LED)
          4. 7.3.9.3.4 Invalid LED String Faults (INVSTRING)
          5. 7.3.9.3.5 I2C Timeout Faults
        4. 7.3.9.4 Overview of the Fault and Protection Schemes
    4. 7.4 Device Functional Modes
      1. 7.4.1  State Diagram
      2. 7.4.2  Shutdown
      3. 7.4.3  Device Initialization
      4. 7.4.4  Standby Mode
      5. 7.4.5  Power-line FET Soft Start
      6. 7.4.6  Boost Start-Up
      7. 7.4.7  Normal Mode
      8. 7.4.8  Fault Recovery
      9. 7.4.9  Latch Fault
      10. 7.4.10 Start-Up Sequence
    5. 7.5 Programming
      1. 7.5.1 I2C-Compatible Interface
      2. 7.5.2 Programming Examples
        1. 7.5.2.1 General Configuration Registers
        2. 7.5.2.2 Clearing Fault Interrupts
        3. 7.5.2.3 Disabling Fault Interrupts
        4. 7.5.2.4 Diagnostic Registers
    6. 7.6 Register Maps
      1. 7.6.1 FullMap Registers
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Applications
      1. 8.2.1 Full Feature Application for Display Backlight
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1  Inductor Selection
          2. 8.2.1.2.2  Output Capacitor Selection
          3. 8.2.1.2.3  Input Capacitor Selection
          4. 8.2.1.2.4  Charge Pump Output Capacitor
          5. 8.2.1.2.5  Charge Pump Flying Capacitor
          6. 8.2.1.2.6  Output Diode
          7. 8.2.1.2.7  Switching FET
          8. 8.2.1.2.8  Boost Sense Resistor
          9. 8.2.1.2.9  Power-Line FET
          10. 8.2.1.2.10 Input Current Sense Resistor
          11. 8.2.1.2.11 Feedback Resistor Divider
          12. 8.2.1.2.12 Critical Components for Design
        3. 8.2.1.3 Application Curves
      2. 8.2.2 Application With Basic/Minimal Operation
        1. 8.2.2.1 Design Requirements
        2. 8.2.2.2 Detailed Design Procedure
        3. 8.2.2.3 Application Curves
      3. 8.2.3 SEPIC Mode Application
        1. 8.2.3.1 Design Requirements
        2. 8.2.3.2 Detailed Design Procedure
          1. 8.2.3.2.1  Inductor Selection
          2. 8.2.3.2.2  Coupling Capacitor Selection
          3. 8.2.3.2.3  Output Capacitor Selection
          4. 8.2.3.2.4  Input Capacitor Selection
          5. 8.2.3.2.5  Charge Pump Output Capacitor
          6. 8.2.3.2.6  Charge Pump Flying Capacitor
          7. 8.2.3.2.7  Switching FET
          8. 8.2.3.2.8  Output Diode
          9. 8.2.3.2.9  Switching Sense Resistor
          10. 8.2.3.2.10 Power-Line FET
          11. 8.2.3.2.11 Input Current Sense Resistor
          12. 8.2.3.2.12 Feedback Resistor Divider
          13. 8.2.3.2.13 Critical Components for Design
        3. 8.2.3.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Third-Party Products Disclaimer
    2. 11.2 ドキュメントの更新通知を受け取る方法
    3. 11.3 サポート・リソース
    4. 11.4 Trademarks
    5. 11.5 静電気放電に関する注意事項
    6. 11.6 用語集
  12. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

5 Pin Configuration and Functions

GUID-20200716-CA0I-FCCL-TTMT-2GWKNSFDWKND-low.gif Figure 5-1 DCP Package38-Pin HTSSOPTop View
GUID-50977D83-96A2-49C7-A56D-78D41D4C65E0-low.gif
Product preview
Figure 5-2 RHB Package32-PIN QFNTop View
Table 5-1 HTTSOP Pin Functions
PIN TYPE DESCRIPTION
NO. NAME
1 VDD Power Power supply input for internal analog and digital circuit. Connect a 10-uF capacitor between the VDD pin to GND.
2 EN Analog Enable input.
3 C1N Analog Negative input for charge pump flying capacitor. If feature not used leave this pin floating.
4 C1P Analog Positive input for charge pump flying capacitor. If feature not used leave this pin floating.
5 CPUMP Power Charge pump output pin. Connect to VDD if charge pump is not used. A 4.7 µF decoupling capacitor is recommended on CPUMP pin.
6 CPUMP Power Charge pump output pin. Always connects with pin 5.
7 GD Analog Gate driver output for external N-FET.
8 PGND GND Power ground.
9 PGND GND Power ground.
10 ISNS Analog Boost current sense pin.
11 ISNSGND GND Current sense resistor GND.
12 ISET Analog LED full-scale current setup through external resistor.
13 FB Analog Boost feedback input.
14 NC N/A No connect - Leave floating.
15 DISCHARGE Analog Boost output voltage discharge pin. Connect to Boost output.
16 NC N/A No connect - Leave floating.
17 LED_GND Analog LED ground connection.
18 LED_GND Analog LED ground connection.
19 OUT4 Analog LED current sink output. If unused tie to ground.
20 OUT3 Analog LED current sink output. If unused tie to ground.
21 OUT2 Analog LED current sink output. If unused tie to ground.
22 OUT1 Analog LED current sink output. If unused tie to ground.
23 NC N/A No connect - Leave floating.
24 INT Analog Device fault interrupt output, open drain. A 10-kΩ pullup resistor is recommended.
25 SDA Analog SDA for I2C interface. A 10-kΩ pullup resistor is recommended.
26 SCL Analog SCL for I2C interface. A 10-kΩ pullup resistor is recommended.
27 BST_SYNC Analog Input for synchronizing boost. When synchronization is not used, connect this pin to ground to disable spread spectrum or to VDD to enable spread spectrum.
28 PWM Analog PWM input for brightness control. Tie to GND if unused.
29 SGND GND Signal ground.
30 LED_SET Analog LED string configuration through external resistor. Do not leave floating.
31 PWM_FSET Analog LED dimming frequency setup through external resistor. Do not leave floating.
32 BST_FSET Analog Boost switching frequency setup through external resistor. Do not leave floating.
33 MODE Analog Dimming mode setup through external resistor. Do not leave floating.
34 DGND GND Digital ground.
35 UVLO Analog Input voltage sense for programming input UVLO threshold through external resistor to VIN.
36 VSENSE_P Analog Pin for input voltage detection for OVP protection and positive input for input current sense.
37 VSENSE_N Analog Negative input for input current sense. If input current sense is not used, please tie to VSENSE_P pin.
38 SD Analog Power line FET control. Open Drain output. If unused, leave this pin floating.
DAP LED_GND GND LED ground connection.
Table 5-2 QFN Pin Functions
PIN TYPE DESCRIPTION
NO. NAME
1 LED_GND Analog LED ground connection.
2 LED_GND Analog LED ground connection.
3 OUT4 Analog LED current sink output. If unused tie to ground.
4 LED_GND GND LED ground connection.
5 OUT3 Analog LED current sink output. If unused tie to ground.
6 OUT2 Analog LED current sink output. If unused tie to ground.
7 OUT1 Analog LED current sink output. If unused tie to ground.
8 INT Analog Device fault interrupt output, open drain. A 10-kΩ pullup resistor is recommended.
9 SDA Analog SDA for I2C interface. A 10-kΩ pullup resistor is recommended.
10 SCL Analog SCL for I2C interface. A 10-kΩ pullup resistor is recommended.
11 BST_SYNC Analog Input for synchronizing boost. When synchronization is not used, connect this pin to ground to disable spread spectrum or to VDD to enable spread spectrum.
12 PWM Analog PWM input for brightness control. Tie to GND if unused.
13 SGND GND Signal ground.
14 LED_SET Analog LED string configuration through external resistor. Do not leave floating.
15 PWM_FSET Analog LED dimming frequency setup through external resistor. Do not leave floating.
16 BST_FSET Analog Boost switching frequency setup through external resistor. Do not leave floating.
17 MODE Analog Dimming mode setup through external resistor. Do not leave floating.
18 UVLO Analog Input voltage sense for programming input UVLO threshold through external resistor to VIN.
19 VSENSE_P Analog Pin for input voltage detection for OVP protection and positive input for input current sense.
20 VSENSE_N Analog Negative input for input current sense. If input current sense is not used, please tie to VSENSE_P pin.
21 SD Analog Power line FET control. Open Drain output. If unused, leave this pin floating.
22 VDD Power Power supply input for internal analog and digital circuit. Connect a 10-uF capacitor between the VDD pin to GND
23 EN Analog Enable input.
24 C1N Analog Negative input for charge pump flying capacitor. If feature not used leave this pin floating.
25 C1P Analog Positive input for charge pump flying capacitor. If feature not used leave this pin floating.
26 CPUMP Power Charge pump output pin. Connect to VDD if charge pump is not used. A 4.7-µF decoupling capacitor is recommended on CPUMP pin.
27 GD Analog Gate driver output for external N-FET.
28 PGND GND Power ground.
29 ISNS Analog Boost current sense pin.
30 ISNSGND GND Current sense resistor GND.
31 ISET Analog LED full-scale current setup through external resistor.
32 FB Analog Boost feedback input.
DAP LED_GND GND LED ground connection.