JAJSCJ5B September 2016 – October 2017 TAS6424-Q1
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The FAULT pin reports faults and is active low under any of the following conditions:
The FAULT pin is deactivated when none of the previously listed conditions exist.
Register bits are available to mask fault categories from reporting to the FAULT pin. These bits only mask the setting of the pin and do not affect the register reporting or protection of the device. By default all faults are reported to the pin. See the Register Maps section for a description of the mask settings.
This pin is an open-drain output with an internal 100-kΩ pullup resistor to VDD.