JAJSCR0 November   2016 TMP421-Q1 , TMP422-Q1 , TMP423-Q1

PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
  4. 改訂履歴
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Temperature Measurement Data
      2. 8.3.2 Remote Sensing
      3. 8.3.3 Series Resistance Cancellation
      4. 8.3.4 Differential Input Capacitance
      5. 8.3.5 Filtering
      6. 8.3.6 Sensor Fault
      7. 8.3.7 Undervoltage Lockout
      8. 8.3.8 Timeout Function
    4. 8.4 Device Functional Modes
      1. 8.4.1 Shutdown Mode (SD)
    5. 8.5 Programming
      1. 8.5.1  Serial Interface
      2. 8.5.2  Bus Overview
      3. 8.5.3  Bus Definitions
      4. 8.5.4  Serial Bus Address
      5. 8.5.5  Two-Wire Interface Slave Device Addresses
      6. 8.5.6  Read and Write Operations
      7. 8.5.7  High-Speed Mode
      8. 8.5.8  One-Shot Conversion
      9. 8.5.9  η-Factor Correction Register
      10. 8.5.10 Software Reset
      11. 8.5.11 General Call Reset
      12. 8.5.12 Identification Registers
    6. 8.6 Register Maps
      1. 8.6.1 Pointer Register
      2. 8.6.2 Temperature Registers
      3. 8.6.3 Status Register
      4. 8.6.4 Configuration Register 1
      5. 8.6.5 Configuration Register 2
      6. 8.6.6 Conversion Rate Register
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 TMP421-Q1 Basic Connections
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curve
      2. 9.2.2 TMP422-Q1 Basic Connections
      3. 9.2.3 TMP423-Q1 Basic Connections
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
    3. 11.3 Measurement Accuracy and Thermal Considerations
  12. 12デバイスおよびドキュメントのサポート
    1. 12.1 関連リンク
    2. 12.2 ドキュメントの更新通知を受け取る方法
    3. 12.3 コミュニティ・リソース
    4. 12.4 商標
    5. 12.5 静電気放電に関する注意事項
    6. 12.6 用語集
  13. 13メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Detailed Description

Overview

The TMP421-Q1 is a two-channel digital temperature sensor that combines a local die temperature- measurement channel and a remote-junction temperature-measurement channel, and is available in an 8-pin SOT-23 package. The TMP422-Q1 (three-channel), and TMP423-Q1 (four-channel) are digital temperature sensors that combine a local die temperature measurement channel and two or three remote junction temperature measurement channels, respectively, in a single 8-pin SOT-23 package. These devices are two-wire- and SMBus interface-compatible and are specified over a temperature range of –40°C to +125°C. The TMP421-Q1, TMP422-Q1, and TMP423-Q1 each contain multiple registers for holding configuration information and temperature measurement results.

For proper remote temperature sensing operation, the TMP421-Q1 requires only a transistor connected between DXP and DXN pins. If the remote channel is not utilized, DXP can be left open or tied to GND.

The TMP422-Q1 requires transistors connected between DX1 and DX2 and between DX3 and DX4. Unused channels on the TMP422-Q1 must be connected to GND. The TMP423-Q1 requires a transistor connected to each positive channel (DXP1, DXP2, and DXP3), with the base of each channel tied to the common negative, DXN. For an unused channel, the TMP423-Q1 DXP pin can be left open or tied to GND.

Functional Block Diagram

TMP421-Q1 TMP422-Q1 TMP423-Q1 FBD_01_SBOS398_821_TMP421.gif Figure 12. The TMP421-Q1 Supports Multiple Slave Addresses and a Single Remote Diode Input
TMP421-Q1 TMP422-Q1 TMP423-Q1 FBD_02_SBOS398_821_TMP422.gif Figure 13. The TMP422-Q1 With Four Possible Remote Diode Inputs
TMP421-Q1 TMP422-Q1 TMP423-Q1 FBD_03_SBOS398_821_TMP423.gif Figure 14. The TMP423-Q1 With Three Remote Diode Inputs

Feature Description

Temperature Measurement Data

Temperature measurement data can be taken over an operating range of –40°C to +127°C for both local and remote locations.

However, measurements from –55°C to +150°C can be made both locally and remotely by reconfiguring the TMP421-Q1, TMP422-Q1, and TMP423-Q1 for the extended temperature range, as described as follows.

Temperature data that result from conversions within the default measurement range are represented in binary form, as shown in Table 1, 2s Complement Standard Binary column. Note that although the device is rated to only measure temperatures down to –55°C, the device can read temperatures below this level. However, any temperature below –64°C results in a data value of –64 (C0h). Likewise, temperatures above 127°C result in a value of 127 (7Fh). The device can be set to measure over an extended temperature range by changing bit 2 (RANGE) of Configuration Register 1 from low to high. The change in measurement range and data format from standard binary to extended binary occurs at the next temperature conversion. For data captured in the extended temperature range configuration, an offset of 64 (40h) is added to the standard binary value, as shown in the Extended Binary column of Table 1. This configuration allows measurement of temperatures as low as –64°C, and as high as 191°C; however, most temperature-sensing diodes only measure with the range of –55°C to +150°C. Additionally, the TMP421-Q1, TMP422-Q1, and TMP423-Q1 are rated only for ambient temperatures ranging from –40°C to +125°C. Parameters in the Absolute Maximum Ratings table must be observed.

Table 1. Temperature Data Format (Local and Remote Temperature High Bytes)

TEMPERATURE
(°C)
LOCAL/REMOTE TEMPERATURE REGISTER
HIGH BYTE VALUE (1°C RESOLUTION)
2s COMPLEMENT STANDARD BINARY(1) EXTENDED BINARY(2)
BINARY HEX BINARY HEX
–64 1100 0000 C0 0000 0000 00
–50 1100 1110 CE 0000 1110 0E
–25 1110 0111 E7 0010 0111 27
0 0000 0000 00 0100 0000 40
1 0000 0001 01 0100 0001 41
5 0000 0101 05 0100 0101 45
10 0000 1010 0A 0100 1010 4A
25 0001 1001 19 0101 1001 59
50 0011 0010 32 0111 0010 72
75 0100 1011 4B 1000 1011 8B
100 0110 0100 64 1010 0100 A4
125 0111 1101 7D 1011 1101 BD
127 0111 1111 7F 1011 1111 BF
150 0111 1111 7F 1101 0110 D6
175 0111 1111 7F 1110 1111 EF
191 0111 1111 7F 1111 1111 FF
Resolution is 1°C/count. Negative numbers are represented in 2s-complement format.
Resolution is 1°C/count. All values are unsigned with a –64°C offset.

Both local and remote temperature data use two bytes for data storage. The high byte stores the temperature with 1°C resolution. The second or low byte stores the decimal fraction value of the temperature and allows a higher measurement resolution, as shown in Table 2. The measurement resolution for the both the local and remote channels is 0.0625°C, and is not adjustable.

Table 2. Decimal Fraction Temperature Data Format (Local and Remote Temperature Low Bytes)

TEMPERATURE
(°C)
TEMPERATURE REGISTER LOW BYTE VALUE
(0.0625°C RESOLUTION)(1)
STANDARD AND EXTENDED BINARY HEX
0 0000 0000 00
0.0625 0001 0000 10
0.1250 0010 0000 20
0.1875 0011 0000 30
0.2500 0100 0000 40
0.3125 0101 0000 50
0.3750 0110 0000 60
0.4375 0111 0000 70
0.5000 1000 0000 80
0.5625 1001 0000 90
0.6250 1010 0000 A0
0.6875 1011 0000 B0
0.7500 1100 0000 C0
0.8125 1101 0000 D0
0.8750 1110 0000 E0
0.9385 1111 0000 F0
Resolution is 0.0625°C/count. All possible values are shown.

Remote Sensing

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 are designed to be used with either discrete transistors or substrate transistors built into processor chips and ASICs. Either NPN or PNP transistors can be used, as long as the base-emitter junction is used as the remote temperature sense. NPN transistors must be diode-connected. PNP transistors can either be transistor- or diode-connected (see Figure 20, Figure 21, and Figure 22).

Series Resistance Cancellation

Series resistance in an application circuit that typically results from printed circuit board (PCB) trace resistance and remote line length is automatically cancelled by the TMP421-Q1, TMP422-Q1, and TMP423-Q1, preventing what would otherwise result in a temperature offset. A total of up to 3 kΩ of series line resistance is cancelled by the TMP421-Q1, TMP422-Q1, and TMP423-Q1, eliminating the need for additional characterization and temperature offset correction. See the two Remote Temperature Error vs Series Resistance typical characteristic curves (Figure 5 and Figure 6) for details on the effects of series resistance and power-supply voltage on sensed remote temperature error.

Differential Input Capacitance

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 tolerate differential input capacitance of up to 1000 pF with minimal change in temperature error. The effect of capacitance on sensed remote temperature error is illustrated in Figure 7, Remote Temperature Error vs Differential Capacitance.

Filtering

Remote junction temperature sensors are usually implemented in a noisy environment. Noise is most often created by fast digital signals, and can corrupt measurements. The TMP421-Q1, TMP422-Q1, and TMP423-Q1 have a built-in 65-kHz filter on the inputs of DXP and DXN (TMP421-Q1 and TMP423-Q1), or on the inputs of DX1 through DX4 (TMP422-Q1), to minimize the effects of noise. However, a bypass capacitor placed differentially across the inputs of the remote temperature sensor is recommended to make the application more robust against unwanted coupled signals. The value of this capacitor must be between 100 pF and 1 nF. Some applications attain better overall accuracy with additional series resistance; however, this increased accuracy is application-specific. When series resistance is added, the total value must not be greater than 3 kΩ. If filtering is needed, suggested component values are 100 pF and 50 Ω on each input; exact values are application-specific.

Sensor Fault

The TMP421-Q1 can sense a fault at the DXP input resulting from incorrect diode connection. The TMP421-Q1, TMP422-Q1, and TMP423-Q1 can all sense an open circuit. Short-circuit conditions return a value of –64°C. The detection circuitry consists of a voltage comparator that trips when the voltage at DXP exceeds (V+) – 0.6V (typical). The comparator output is continuously checked during a conversion. If a fault is detected, the OPEN bit (bit 0) in the temperature result register is set to 1 and the rest of the register bits must be ignored.

When not using the remote sensor with the TMP421-Q1, the DXP and DXN inputs must be connected together to prevent meaningless fault warnings. When not using a remote sensor with the TMP422-Q1, connect the DX pins (see Table 4) such that DXP connections are grounded and DXN connections are left open (unconnected). Unused TMP423-Q1 DXP pins can be left open or connected to GND.

Undervoltage Lockout

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 sense when the power-supply voltage has reached a minimum voltage level for the ADC to function. The detection circuitry consists of a voltage comparator that enables the ADC after the power supply (V+) exceeds 2.45 V (typical). The comparator output is continuously checked during a conversion. The TMP421-Q1, TMP422-Q1, and TMP423-Q1 do not perform a temperature conversion if the power supply is not valid. The PVLD bit (bit 1, see Table 6) of the individual Local/Remote Temperature Register is set to 1 and the temperature result may be incorrect.

Timeout Function

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 reset the serial interface if the SCL or SDA lines are held low for 30 ms (typical) between a START and STOP condition. If the TMP421-Q1, TMP422-Q1, and TMP423-Q1 are holding the bus low, the device releases the bus and waits for a START condition. To avoid activating the timeout function, a communication speed of at least 1 kHz must be maintained for the SCL operating frequency.

Device Functional Modes

Shutdown Mode (SD)

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 Shutdown Mode allows the user to save maximum power by shutting down all device circuitry other than the serial interface, reducing current consumption to typically less than 3 μA; see Figure 11, Shutdown Quiescent Current vs Supply Voltage. Shutdown Mode is enabled when the SD bit (bit 6) of Configuration Register 1 is high; the device shuts down when the current conversion is completed. When SD is low, the device maintains a continuous conversion state.

Programming

Serial Interface

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 operate only as a slave device on the two-wire bus (I2C or SMBus). Connections to either bus are made via the open-drain I/O lines, SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The TMP421-Q1, TMP422-Q1, and TMP423-Q1 support the transmission protocol for fast (1 kHz to 400 kHz) and high-speed (1 kHz to 3.4 MHz) modes. All data bytes are transmitted MSB first.

Bus Overview

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 are SMBus or I2C interface compatible. In SMBus protocol, the device that initiates the transfer is called a master, and the devices controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions.

To address a specific device, a START condition is initiated. START is indicated by pulling the data line (SDA) from a high-to-low logic level when SCL is high. All slaves on the bus shift in the slave address byte, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA low.

Data transfer is then initiated and sent over eight clock pulses followed by an Acknowledge bit. During data transfer SDA must remain stable when SCL is high, because any change in SDA when SCL is high is interpreted as a control signal.

When all data are transferred, the master generates a STOP condition. STOP is indicated by pulling SDA from low to high, when SCL is high.

Bus Definitions

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 are two-wire and SMBus-compatible. Figure 1 and Figure 15 to Figure 17 describe the timing for various operations on the TMP421-Q1, TMP422-Q1, and TMP423-Q1. Parameters for Figure 1 are defined in Timing Requirements. Bus definitions are:

    Bus Idle Both SDA and SCL lines remain high.
    Start Data Transfer A change in the state of the SDA line from high to low when the SCL line is high defines a START condition. Each data transfer initiates with a START condition. Denoted as S in Figure 1.
    Stop Data Transfer A change in the state of the SDA line from low to high when the SCL line is high defines a STOP condition. Each data transfer terminates with a repeated START or STOP condition. Denoted as P in Figure 1.
    Data Transfer The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges data transfer.
    Acknowledge Each receiving device, when addressed, is obliged to generate an Acknowledge bit. A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the Acknowledge clock pulse. Setup and hold times must be taken into account. On a master receive, data transfer termination can be signaled by the master generating a Not-Acknowledge on the last byte transmitted by the slave.
TMP421-Q1 TMP422-Q1 TMP423-Q1 ai_tim_2wire_write_sbos821.gif
Slave address 1001100 shown.
Figure 15. Two-Wire Timing Diagram for Write Word Format
TMP421-Q1 TMP422-Q1 TMP423-Q1 ai_tim_2wire_1byte_sbos821.gif
Slave address 1001100 shown.
The master must leave the SDA high to terminate a single-byte read operation.
Figure 16. Two-Wire Timing Diagram for Single-Byte Read Format
TMP421-Q1 TMP422-Q1 TMP423-Q1 ai_tim_2wire_2byte_sbos821.gif
Slave address 1001100 shown.
The master must leave the SDA high to terminate a two-byte read operation.
Figure 17. Two-Wire Timing Diagram for Two-Byte Read Format

Serial Bus Address

To communicate with the TMP421-Q1, TMP422-Q1, and TMP423-Q1, the master must first address slave devices via a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation.

Two-Wire Interface Slave Device Addresses

The TMP421-Q1 supports nine slave device addresses and the TMP422-Q1 supports four slave device addresses. The TMP423-Q1 has one of two factory-preset slave addresses.

The slave device address for the TMP421-Q1 is set by the A1 and A0 pins according to Table 3.

The slave device address for the TMP422-Q1 is set by the connections between the external transistors and the TMP422-Q1 according to Figure 18 and Table 4. If one of the channels is unused, the respective DXP connection must be connected to GND, and the DXN connection must be left unconnected. The polarity of the transistor for external channel 2 (pins 3 and 4) sets the least significant bit of the slave address. The polarity of the transistor for external channel 1 (pins 1 and 2) sets the next least significant bit of the slave address.

Table 3. TMP421-Q1 Slave Address Options

TWO-WIRE SLAVE ADDRESS A1 A0
0011 100 Float 0
0011 101 Float 1
0011 110 0 Float
0011 111 1 Float
0101 010 Float Float
1001 100 0 0
1001 101 0 1
1001 110 1 0
1001 111 1 1

Table 4. TMP422-Q1 Slave Address Options

TWO-WIRE SLAVE ADDRESS DX1 DX2 DX3 DX4
1001 100 DXP1 DXN1 DXP2 DXN2
1001 101 DXP1 DXN1 DXN2 DXP2
1001 110 DXN1 DXP1 DXP2 DXN2
1001 111 DXN1 DXP1 DXN2 DXP2
TMP421-Q1 TMP422-Q1 TMP423-Q1 ai_tmp422_conn_bos398.gif Figure 18. TMP422-Q1 Connections for Device Address Setup

The TMP422-Q1 checks the polarity of the external transistor at power-on, or after software reset, by forcing current to pin 1 when connecting pin 2 to approximately 0.6 V. If the voltage on pin 1 does not pull up to near the V+ of the TMP422-Q1, pin 1 functions as DXP for channel 1, and the second LSB of the slave address is 0. If the voltage on pin 1 does pull up to near V+, the TMP422-Q1 forces current to pin 2 when connecting pin 1 to 0.6 V. If the voltage on pin 2 does not pull up to near V+, the TMP422-Q1 uses pin 2 for the DXP of channel 1, and sets the second LSB of the slave address to 1. If both pins are shorted to GND or if both pins are open, the TMP422-Q1 uses pin 1 as the DXP and sets the address bit to 0. This process is then repeated for channel 2 (pins 3 and 4).

If the TMP422-Q1 is to be used with transistors that are located on another device (such as a CPU, DSP, or graphics processor), Pin 1 or pin 3 are recommended to be used as the DXP to ensure correct address detection. If the other device has a lower supply voltage or is not powered when the TMP422-Q1 tries to detect the slave address, a protection diode can turn on during the detection process and the TMP422-Q1 can incorrectly choose the DXP pin and corresponding slave address. Using pin 1 or pin 3 for transistors that are on other devices ensures the correct operation independent of supply sequencing or levels.

The TMP423-Q1 has a factory-preset slave address. The TMP423A-Q1 slave address is 1001100b, and the TMP423B-Q1 slave address is 1001101b. The configuration of the DXP and DXN channels are independent of the address. Unused DXP channels can be left open or tied to GND.

Read and Write Operations

Accessing a particular register on the TMP421-Q1, TMP422-Q1, and TMP423-Q1 is accomplished by writing the appropriate value to the Pointer Register. The value for the Pointer Register is the first byte transferred after the slave address byte with the R/W bit low. Every write operation to the TMP421-Q1, TMP422-Q1, and TMP423-Q1 requires a value for the Pointer Register (see Figure 15).

When reading from the TMP421-Q1, TMP422-Q1, and TMP423-Q1, the last value stored in the Pointer Register by a write operation is used to determine which register is read by a read operation. To change which register is read for a read operation, a new value must be written to the Pointer Register. This transaction is accomplished by issuing a slave address byte with the R/W bit low, followed by the Pointer Register byte; no additional data are required. The master can then generate a START condition and send the slave address byte with the R/W bit high to initiate the read command. See Figure 17 for details of this sequence. If repeated reads from the same register are desired, the Pointer Register bytes do not have to be continually sent because the TMP421-Q1, TMP422-Q1, and TMP423-Q1 retain the Pointer Register value until that value is changed by the next write operation. Note that register bytes are sent MSB first, followed by the LSB.

Read operations must be terminated by issuing a Not-Acknowledge command at the end of the last byte to be read. For a single-byte operation, the master must leave the SDA line high during the Acknowledge time of the first byte that is read from the slave. For a two-byte read operation, the master must pull SDA low during the Acknowledge time of the first byte read, and must leave SDA high during the Acknowledge time of the second byte read from the slave.

High-Speed Mode

In order for the two-wire bus to operate at frequencies above 400 kHz, the master device must issue a High-Speed mode (Hs-mode) master code (0000 1xxx) as the first byte after a START condition to switch the bus to high-speed operation. The TMP421-Q1, TMP422-Q1, and TMP423-Q1 do not acknowledge this byte, but switch the input filters on SDA and SCL and the output filter on SDA to operate in Hs-mode, allowing transfers at up to 3.4 MHz. After the Hs-mode master code has been issued, the master transmits a two-wire slave address to initiate a data transfer operation. The bus continues to operate in Hs-mode until a STOP condition occurs on the bus. Upon receiving the STOP condition, the TMP421-Q1, TMP422-Q1, and TMP423-Q1 switch the input and output filters back to fast mode operation.

One-Shot Conversion

When the TMP421-Q1, TMP422-Q1, and TMP423-Q1 are in shutdown mode (SD = 1 in the Configuration Register 1), a single conversion is started on all enabled channels by writing any value to the One-Shot Start Register, pointer address 0Fh. This write operation starts one conversion; the TMP421-Q1, TMP422-Q1, and TMP423-Q1 return to shutdown mode when that conversion completes. The value of the data sent in the write command is irrelevant and is not stored by the TMP421-Q1, TMP422-Q1, and TMP423-Q1. When the TMP421-Q1, TMP422-Q1, and TMP423-Q1 are in shutdown mode, the conversion sequence currently in process must be completed before a one-shot command can be issued. One-shot commands issued during a conversion are ignored.

η-Factor Correction Register

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 allow for a different η-factor value to be used for converting remote channel measurements to temperature. The remote channel uses sequential current excitation to extract a differential VBE voltage measurement to determine the temperature of the remote transistor. Equation 1 describes this voltage and temperature.

Equation 1. TMP421-Q1 TMP422-Q1 TMP423-Q1 q_vbe_bos398.gif

The value η in Equation 1 is a characteristic of the particular transistor used for the remote channel. The power-on reset value for the TMP421-Q1, TMP422-Q1, and TMP423-Q1 is η = 1.008. The value in the η-Factor Correction Register can be used to adjust the effective η-factor according to Equation 2 and Equation 3.

Equation 2. TMP421-Q1 TMP422-Q1 TMP423-Q1 q_neff_bos398.gif
Equation 3. TMP421-Q1 TMP422-Q1 TMP423-Q1 q_nadjust_bos398.gif

The η-correction value must be stored in two's-complement format, yielding an effective data range from –128 to +127. The n-correction value can be written to and read from pointer address 21h. The η-correction value for the second remote channel (TMP422-Q1 and TMP423-Q1) can be written and read from pointer address 22h. The η-correction value for the third remote channel (TMP423-Q1 only) can be written to and read from pointer address 23h. The register power-on reset value is 00h, thus having no effect unless the register is written to.

Software Reset

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 can be reset by writing any value to the Software Reset Register (pointer address FCh). This action restores the power-on reset state to all of the TMP421-Q1, TMP422-Q1, and TMP423-Q1 registers as well as aborts any conversion in process. The TMP421-Q1, TMP422-Q1, and TMP423-Q1 also support reset via the two-wire general call address (0000 0000). The General Call Reset section contains more information.

Table 5. η-Factor Range

NADJUST η
BINARY HEX DECIMAL
0111 1111 7F 127 1.747977
0000 1010 0A 10 1.042759
0000 1000 08 8 1.035616
0000 0110 06 6 1.028571
0000 0100 04 4 1.021622
0000 0010 02 2 1.014765
0000 0001 01 1 1.011371
0000 0000 00 0 1.008
1111 1111 FF –1 1.004651
1111 1110 FE –2 1.001325
1111 1100 FC –4 0.994737
1111 1010 FA –6 0.988235
1111 1000 F8 –8 0.981818
1111 0110 F6 –10 0.975484
1000 0000 80 –128 0.706542

General Call Reset

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 support reset via the two-wire General Call address 00h (0000 0000b). The TMP421-Q1, TMP422-Q1, and TMP423-Q1 acknowledge the General Call address and respond to the second byte. If the second byte is 06h (0000 0110b), the TMP421-Q1, TMP422-Q1, and TMP423-Q1 execute a software reset. This software reset restores the power-on reset state to all TMP421-Q1, TMP422-Q1, and TMP423-Q1 registers, and aborts any conversion in progress. The TMP421-Q1, TMP422-Q1, and TMP423-Q1 take no action in response to other values in the second byte.

Identification Registers

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 allow for the two-wire bus controller to query the device for manufacturer and device IDs to enable software identification of the device at the particular two-wire bus address. The manufacturer ID is obtained by reading from pointer address FEh. The device ID is obtained by reading from pointer address FFh. The TMP421-Q1, TMP422-Q1, and TMP423-Q1 each return 55h for the manufacturer code. The TMP421-Q1 returns 21h for the device ID; the TMP422-Q1 returns 22h for the device ID; and the TMP423-Q1 returns 23h for the device ID. These registers are read-only.

Register Maps

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 contain multiple registers for holding configuration information, temperature measurement results, and status information. These registers are described in Figure 19 and Table 6.

Pointer Register

Figure 19 shows the internal register structure of the TMP421-Q1, TMP422-Q1, and TMP423-Q1. The 8-bit Pointer Register is used to address a given data register. The Pointer Register identifies which of the data registers must respond to a read or write command on the two-wire bus. This register is set with every write command. A write command must be issued to set the proper value in the Pointer Register before executing a read command. Table 6 describes the pointer address of the TMP421-Q1, TMP422-Q1, and TMP423-Q1 registers. The power-on reset (POR) value of the Pointer Register is 00h (0000 0000b).

TMP421-Q1 TMP422-Q1 TMP423-Q1 ai_int_reg_strct_bos398.gif Figure 19. Internal Register Structure

Table 6. Register Map

POINTER (HEX) POR (HEX) BIT DESCRIPTION REGISTER DESCRIPTION
7 6 5 4 3 2 1 0
00 00 LT11 LT10 LT9 LT8 LT7 LT6 LT5 LT4 Local Temperature (High Byte)(1)
01 00 RT11 RT10 RT9 RT8 RT7 RT6 RT5 RT4 Remote Temperature 1
(High Byte)(1)
02 00 RT11 RT10 RT9 RT8 RT7 RT6 RT5 RT4 Remote Temperature 2
(High Byte)(1) (2) (3)
03 00 RT11 RT10 RT9 RT8 RT7 RT6 RT5 RT4 Remote Temperature 3
(High Byte)(1) (3)
08 BUSY 0 0 0 0 0 0 0 Status Register
09 00 0 SD 0 0 0 RANGE 0 0 Configuration Register 1
0A 1C/3C(2)/
7C(3)
0 REN3(3) REN2(2) (3) REN LEN RC 0 0 Configuration Register 2
0B 07 0 0 0 0 0 R2 R1 R0 Conversion Rate Register
0F X X X X X X X X One-Shot Start(4)
10 00 LT3 LT2 LT1 LT0 0 0 PVLD 0 Local Temperature (Low Byte)
11 00 RT3 RT2 RT1 RT0 0 0 PVLD OPEN Remote Temperature 1 (Low Byte)
12 00 RT3 RT2 RT1 RT0 0 0 PVLD OPEN Remote Temperature 2
(Low Byte)(2) (3)
13 00 RT3 RT2 RT1 RT0 0 0 PLVD OPEN Remote Temperature 3 (Low Byte)(3)
21 00 NC7 NC6 NC5 NC4 NC3 NC2 NC1 NC0 N Correction 1
22 00 NC7 NC6 NC5 NC4 NC3 NC2 NC1 NC0 N Correction 2(2) (3)
23 00 NC7 NC6 NC5 NC4 NC3 NC2 NC1 NC0 N Correction 3(3)
FC X X X X X X X X Software Reset(5)
FE 55 0 1 0 1 0 1 0 1 Manufacturer ID
FF 21 0 0 1 0 0 0 0 1 TMP421-Q1 Device ID
0 0 1 0 0 0 1 0 TMP422-Q1 Device ID
0 0 1 0 0 0 1 1 TMP423-Q1 Device ID
Compatible with Two-Byte Read; see Figure 17.
TMP422-Q1.
TMP423-Q1.
X = undefined. Writing any value to this register initiates a one-shot start; see the One-Shot Conversion section.
X = undefined. Writing any value to this register initiates a software reset; see the Software Reset section.

Temperature Registers

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 have multiple 8-bit registers that hold temperature measurement results. The local channel and each of the remote channels have a high byte register that contains the most significant bits (MSBs) of the temperature analog-to-digital converter (ADC) result and a low byte register that contains the least significant bits (LSBs) of the temperature ADC result. The local channel high byte address is 00h; the local channel low byte address is 10h. The remote channel high byte is at address 01h; the remote channel low byte address is 11h. For the TMP422-Q1, the second remote channel high byte address is 02h; the second remote channel low byte is 12h. The TMP 423 uses the same local and remote address as the TMP421-Q1 and TMP422-Q1, with the third remote channel high byte of 03h; the third remote channel low byte is 13h. These registers are read-only and are updated by the ADC each time a temperature measurement is completed.

The TMP421-Q1, TMP422-Q1, and TMP423-Q1 contain circuitry to assure that a low byte register read command returns data from the same ADC conversion as the immediately preceding high byte read command. This assurance remains valid only until another register is read. For proper operation, the high byte of a temperature register must be read first. The low byte register must be read in the next read command. The low byte register can be left unread if the LSBs are not needed. Alternatively, the temperature registers can be read as a 16-bit register by using a single two-byte read command from address 00h for the local channel result, or from address 01h for the remote channel result (02h for the second remote channel result, and 03h for the third remote channel). The high byte is output first, followed by the low byte. Both bytes of this read operation are from the same ADC conversion. The power-on reset value of all temperature registers is 00h.

Status Register

The Status Register reports the state of the temperature ADCs. Table 7 summarizes the Status Register bits. The Status Register is read-only, and is read by accessing pointer address 08h.

The BUSY bit = 1 if the ADC is making a conversion; BUSY is set to 0 if the ADC is not converting.

Table 7. Status Register Format

STATUS REGISTER ( READ = 08h, WRITE = NA)
BIT # D7 D6 D5 D4 D3 D2 D1 D0
BIT NAME BUSY 0 0 0 0 0 0 0
POR VALUE 0(1) 0 0 0 0 0 0 0
FOR TMP421-Q1 AND TMP423-Q1: BUSY changes to 1 almost immediately (< 100 μs) following power-up, when the TMP421-Q1 and TMP423-Q1 begin the first temperature conversion. BUSY is high whenever the TMP421-Q1 and TMP423-Q1 convert a temperature reading.
FOR TMP422-Q1: The BUSY bit changes to 1 approximately 1 ms following power-up. BUSY is high whenever the TMP422-Q1 converts a temperature reading.

Configuration Register 1

Configuration Register 1 (pointer address 09h) sets the temperature range and controls the shutdown mode. The Configuration Register is set by writing to pointer address 09h and read by reading from pointer address 09h. Table 8 summarizes the bits of Configuration Register 1.

The shutdown (SD) bit (bit 6) enables or disables the temperature measurement circuitry. If SD = 0, the TMP421-Q1, TMP422-Q1, and TMP423-Q1 convert continuously at the rate set in the conversion rate register. When SD is set to 1, the TMP421-Q1, TMP422-Q1, and TMP423-Q1 stop converting when the current conversion sequence is complete and enter a shutdown mode. When SD is set to 0 again, the TMP421-Q1, TMP422-Q1, and TMP423-Q1 resume continuous conversions. When SD = 1, a single conversion can be started by writing to the One-Shot Register. See the One-Shot Conversion section for more information.

The temperature range is set by configuring the RANGE bit (bit 2) of the Configuration Register. Setting this bit low configures the TMP421-Q1, TMP422-Q1, and TMP423-Q1 for the standard measurement range (–40°C to +127°C); temperature conversions are stored in the standard binary format. Setting bit 2 high configures the TMP421-Q1, TMP422-Q1, and TMP423-Q1 for the extended measurement range (–55°C to +150°C); temperature conversions are stored in the extended binary format (see Table 1).

The remaining bits of the Configuration Register are reserved and must always be set to 0. The power-on reset value for this register is 00h.

Table 8. Configuration Register 1 Bit Descriptions

CONFIGURATION REGISTER 1 (Read/Write = 09h, POR = 00h)
BIT NAME FUNCTION POWER-ON RESET VALUE
7 Reserved 0
6 SD 0 = Run
1 = Shut Down
0
5, 4, 3 Reserved 0
2 Temperature Range 0 = –40°C to +127°C
1 = –55°C to +150°C
0
1, 0 Reserved 0

Configuration Register 2

Configuration Register 2 (pointer address 0Ah) controls which temperature measurement channels are enabled and whether the external channels have the resistance correction feature enabled or disabled. Table 9 summarizes the bits of Configuration Register 2.

The RC bit (bit 2) enables the resistance correction feature for the external temperature channels. If RC = 1, series resistance correction is enabled; if RC = 0, resistance correction is disabled. Resistance correction must be enabled for most applications. However, disabling the resistance correction can yield slightly improved temperature measurement noise performance, and reduce conversion time by about 50%, which can lower power consumption when conversion rates of two per second or less are selected.

The LEN bit (bit 3) enables the local temperature measurement channel. If LEN = 1, the local channel is enabled; if LEN = 0, the local channel is disabled.

The REN bit (bit 4) enables external temperature measurement for channel 1. If REN = 1, the first external channel is enabled; if REN = 0, the external channel is disabled.

For the TMP422-Q1 and TMP423-Q1 only, the REN2 bit (bit 5) enables the second external measurement channel. If REN2 = 1, the second external channel is enabled; if REN2 = 0, the second external channel is disabled.

For the TMP423-Q1 only, the REN3 bit (bit 6) enables the third external measurement channel. If REN3 = 1, the third external channel is enabled; if REN3 = 0, the third external channel is disabled.

The temperature measurement sequence is: local channel, external channel 1, external channel 2, external channel 3, shutdown, and delay (to set conversion rate, if necessary). The sequence starts over with the local channel. If any of the channels are disabled, they are bypassed in the sequence.

Table 9. Configuration Register 2 Bit Descriptions

CONFIGURATION REGISTER 2 (Read/Write = 0Ah, POR = 1Ch for TMP421-Q1; 3Ch for TMP422-Q1; 7Ch for TMP423-Q1)
BIT NAME FUNCTION POWER-ON RESET VALUE
7 Reserved 0
6 REN3 0 = External channel 3 disabled
1 = External channel 3 enabled
1 (TMP423-Q1)
0 (TMP421-Q1, TMP422-Q1)
5 REN2 0 = External channel 2 disabled
1 = External channel 2 enabled
1 (TMP422-Q1, TMP423-Q1)
0 (TMP421-Q1)
4 REN 0 = External channel 1 disabled
1 = External channel 1 enabled
1
3 LEN 0 = Local channel disabled
1 = Local channel enabled
1
2 RC 0 = Resistance correction disabled
1 = Resistance correction enabled
1
1, 0 Reserved 0

Conversion Rate Register

The Conversion Rate Register (pointer address 0Bh) controls the rate at which temperature conversions are performed. This register adjusts the idle time between conversions but not the conversion timing itself, thereby allowing the TMP421-Q1, TMP422-Q1, and TMP423-Q1 power dissipation to be balanced with the temperature register update rate. Table 10 describes the conversion rate options and corresponding current consumption. A one-shot command can be used during the idle time between conversions to immediately start temperature conversions on all enabled channels.

Table 10. Conversion Rate Register

CONVERSION RATE REGISTER (Read/Write = 0Bh, POR = 07h)
R7 R6 R5 R4 R3 R2 R1 R0 CONVERSIONS/SEC AVERAGE IQ (TYP) (μA)
V+ = 2.7 V V+ = 5.5 V
0 0 0 0 0 0 0 0 0.0625 11 32
0 0 0 0 0 0 0 1 0.125 17 38
0 0 0 0 0 0 1 0 0.25 28 49
0 0 0 0 0 0 1 1 0.5 47 69
0 0 0 0 0 1 0 0 1 80 103
0 0 0 0 0 1 0 1 2 128 155
0 0 0 0 0 1 1 0 4(1) 190 220
0 0 0 0 0 1 1 1 8(2) 373 413
Conversion rate shown is for only one or two enabled measurement channels. When three channels are enabled, the conversion rate is 2 and 2/3 conversions-per-second. When four channels are enabled, the conversion rate is 2 per second.
Conversion rate shown is for only one enabled measurement channel. When two channels are enabled, the conversion rate is 4 conversions-per-second. When three channels are enabled, the conversion rate is 2.667 conversions-per-second. When four channels are enabled, the conversion rate is 2 conversions-per-second.