JAJSQ70D january   2014  – may 2023 TPS65262

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Revision History
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Adjusting the Output Voltage
      2. 7.3.2  Enable and Adjusting Undervoltage Lockout
      3. 7.3.3  Soft-Start Time
      4. 7.3.4  Power-Up Sequencing
        1. 7.3.4.1 External Power Sequencing
        2. 7.3.4.2 Automatic Power Sequencing
      5. 7.3.5  V7V Low Dropout Regulator and Bootstrap
      6. 7.3.6  Out-of-Phase Operation
      7. 7.3.7  Output Overvoltage Protection (OVP)
      8. 7.3.8  PSM
      9. 7.3.9  Slope Compensation
      10. 7.3.10 Overcurrent Protection
        1. 7.3.10.1 High-Side MOSFET Overcurrent Protection
        2. 7.3.10.2 Low-Side MOSFET Overcurrent Protection
      11. 7.3.11 Power Good
      12. 7.3.12 Thermal Shutdown
    4. 7.4 Device Functional Modes
      1. 7.4.1 Operation With VIN < 4.5 V (Minimum VIN)
      2. 7.4.2 Operation With EN Control
      3. 7.4.3 Operation at Light Loads
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Output Inductor Selection
        2. 8.2.2.2 Output Capacitor Selection
        3. 8.2.2.3 Input Capacitor Selection
        4. 8.2.2.4 Loop Compensation
      3. 8.2.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 ドキュメントの更新通知を受け取る方法
    2. 9.2 サポート・リソース
    3. 9.3 Trademarks
    4. 9.4 静電気放電に関する注意事項
    5. 9.5 用語集
  11. 10Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

8.2.2.4 Loop Compensation

The TPS65262 incorporates a peak current mode control scheme. The error amplifier is a transconductance amplifier with a gain of 300 µS. A typical type II compensation circuit adequately delivers a phase margin between 60° to 90°. Cb adds a high-frequency pole to attenuate high frequency noise when needed. To calculate the external compensation components, follow the following steps.

  1. Switching frequency ƒsw 600 kHz is appropriate for application depending on L and C sizes, output ripple, EMI, and so forth, also gives best trade-off between performance and cost.
  2. Set up crossover frequency, ƒc, which is typically between 1/5 and 1/20 of ƒsw.
  3. RC can be determined by
    Equation 16. GUID-54719419-FEFA-496F-AD37-24B227ED6C53-low.gif

    Where Gm_EA is the error amplifier gain (300 µS), Gm_PS is the power stage voltage to current conversion gain (7.4 A/V).

  4. Calculate CC by placing a compensation zero at or before the dominant pole GUID-52B8B73A-2332-4734-9673-FFCD33AF57A6-low.gif
    Equation 17. GUID-C64592F3-8E26-478F-AC55-933CEB0C22A4-low.gif
  5. Optional Cb can be used to cancel the zero from the ESR associated with CO.
    Equation 18. GUID-3523163E-4CF7-47BE-9FB9-F0B85611AC3D-low.gif
GUID-16BC6ECF-74AA-4836-94C1-F9171FB2FB8C-low.svgFigure 8-2 DC/DC Loop Compensation