JAJSCL2C October 2016 – August 2021 TPS65983B
PRODUCTION DATA
The USB Type-C receptacle pin configuration is show in Figure 9-34. Not all signals shown are required for all platforms or devices. The basic functionality of the pins deliver USB 2.0 (D+ and D–) and USB 3.1 (TX and RX pairs) data buses, USB power (VBUS) and ground (GND). Configuration Channel signals (CC1 and CC2), and two Reserved for Future Use (SBU) signal pins. The data bus pins (Top and Bottom D+/D– and the SBU pins) are available to be used in non-USB applications as an Alternate Mode (such as, DisplayPort, Thunderbolt™, and others).
A1 | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | A11 | A11 | A12 |
GND | TX1+ | TX1– | VBUS | CC1 | D+ | D– | SBU1 | VBUS | RX2– | RX2+ | GND |
B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 |
GND | RX1+ | RX1– | VBUS | SBU2 | D– | D+ | CC2 | VBUS | TX2– | TX2+ | GND |
Table 9-2 shows the TPS65983B USB Type-C interface multiplexers. The outputs are determined based on detected cable orientation as well as the identified interface that is connected to the port. There are two USB output ports that may or may not be passing USB data. When an Alternate Mode is connected, these same ports may also pass that data (for example, DisplayPort, Thunderbolt). Table 9-2 shows the TPS65983B pin-to-receptacle mapping. The high-speed RX and TX pairs are not mapped through the TPS65983B as this would place extra resistance and stubs on the high-speed lines and degrade signal performance.
DEVICE PIN | Type-C RECEPTACLE PIN |
---|---|
VBUS | VBUS (A4, A9, B4, B9) |
C_CC1 | CC1 (A5) |
C_CC2 | CC2 (B5) |
C_USB_TP | D+ (A6) |
C_USB_TN | D– (A7) |
C_USB_BP | D+ (B6) |
C_USB_BN | D– (B7) |
C_SBU1 | SBU1 (A8) |
C_SBU2 | SBU2 (B8) |
Table 9-3 shows the typical signal types through the switch path. The UART_RX/TX and LSX_P2R/R2P paths are digitally buffered to allow tri-state control for these paths. All other switches are analog pass switches. The LSX_P2R/R2P pair is also configurable to be analog pass switches as well. These switch paths are not limited to the specified signal type. For the signals that interface with the digital core, the maximum data rate is dictated by the clock rate at which the core is running.
INPUT PATH | SIGNAL TYPE | SIGNAL FUNCTION |
---|---|---|
SWD_DATA/CLK | Single Ended | Data, Clock |
UART_RX/TX | Single Ended TX/Rx | UART |
LSX_P2R/R2P | Single Ended TX/Rx | UART |
DEBUG1/2/3/4 | Single Ended | Debug |
AUX_P/N | Differential | DisplayPort and Thunderbolt AUX channel |
USB_EP_P/N | Differential | USB 2.0 Low Speed Endpoint |
USB_RP_P/N | Differential | USB 2.0 High Speed Data Root Port |