JAJS436D December   2009  – December 2019 BQ24610 , BQ24617

PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
    1.     Device Images
      1.      概略回路図
  4. 改訂履歴
  5. 概要(続き)
  6. Device Comparison Table
  7. Pin Configuration and Functions
    1.     Pin Functions
  8. Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Typical Characteristics
  9. Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1  Battery Voltage Regulation
      2. 9.3.2  Battery Current Regulation
      3. 9.3.3  Input Adapter Current Regulation
      4. 9.3.4  Precharge
      5. 9.3.5  Charge Termination, Recharge, and Safety Timer
      6. 9.3.6  Power Up
      7. 9.3.7  Enable and Disable Charging
      8. 9.3.8  System Power Selector
      9. 9.3.9  Automatic Internal Soft-Start Charger Current
      10. 9.3.10 Converter Operation
      11. 9.3.11 Synchronous and Nonsynchronous Operation
      12. 9.3.12 Cycle-by-Cycle Charge Undercurrent Protection
      13. 9.3.13 Input Overvoltage Protection (ACOV)
      14. 9.3.14 Input Undervoltage Lockout (UVLO)
      15. 9.3.15 Battery Overvoltage Protection
      16. 9.3.16 Cycle-by-Cycle Charge Overcurrent Protection
      17. 9.3.17 Thermal Shutdown Protection
      18. 9.3.18 Temperature Qualification
      19. 9.3.19 Timer Fault Recovery
      20. 9.3.20 PG Output
      21. 9.3.21 CE (Charge Enable)
      22. 9.3.22 Charge Status Outputs
      23. 9.3.23 Battery Detection
    4. 9.4 Device Functional Modes
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Applications
      1. 10.2.1 System with Power Path
        1. 10.2.1.1 Design Requirements
        2. 10.2.1.2 Detailed Design Procedure
          1. 10.2.1.2.1 Inductor Selection
          2. 10.2.1.2.2 Input Capacitor
          3. 10.2.1.2.3 Output Capacitor
          4. 10.2.1.2.4 Power MOSFETs Selection
          5. 10.2.1.2.5 Input Filter Design
          6. 10.2.1.2.6 Inductor, Capacitor, and Sense Resistor Selection Guidelines
        3. 10.2.1.3 Application Curves
      2. 10.2.2 Simplified System without Power Path or DPM
        1. 10.2.2.1 Design Requirements
        2. 10.2.2.2 Detailed Design Procedure
        3. 10.2.2.3 Application Curves
      3. 10.2.3 Lead-Acid Charging System
        1. 10.2.3.1 Design Requirements
        2. 10.2.3.2 Detailed Design Procedure
        3. 10.2.3.3 Application Curves
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13デバイスおよびドキュメントのサポート
    1. 13.1 デバイス・サポート
      1. 13.1.1 デベロッパー・ネットワークの製品に関する免責事項
    2. 13.2 関連リンク
    3. 13.3 ドキュメントの更新通知を受け取る方法
    4. 13.4 サポート・リソース
    5. 13.5 商標
    6. 13.6 静電気放電に関する注意事項
    7. 13.7 Glossary
  14. 14メカニカル、パッケージ、および注文情報

Converter Operation

The synchronous buck PWM converter uses a fixed-frequency voltage mode with feed-forward control scheme. A type-III compensation network allows using ceramic capacitors at the output of the converter. The compensation input stage is connected internally between the feedback output (FBO) and the error amplifier input (EAI). The feedback compensation stage is connected between the error amplifier input (EAI) and error amplifier output (EAO). The LC output filter is selected to give a resonant frequency of 12 kHz to 17 kHz for BQ2461x, where the resonant frequency, fo, is given by:

Equation 7. BQ24610 BQ24617 eq7_fo_lus892.gif

An internal saw-tooth ramp is compared to the internal EAO error control signal to vary the duty cycle of the converter. The ramp height is 7% of the input adapter voltage, making it always directly proportional to the input adapter voltage. This cancels out any loop gain variation due to a change in input voltage, and simplifies the loop compensation. The ramp is offset by 300 mV in order to allow zero-percent duty cycle when the EAO signal is below the ramp. The EAO signal is also allowed to exceed the sawtooth ramp signal in order to get a 100% duty-cycle PWM request. Internal gate-drive logic allows achieving 99.5% duty cycle while ensuring the N-channel upper device always has enough voltage to stay fully on. If the BTST pin to PH pin voltage falls below 4.2 V for more than 3 cycles, then the high-side N-channel power MOSFET is turned off and the low-side N-channel power MOSFET is turned on to pull the PH node down and recharge the BTST capacitor. Then the high-side driver returns to 100% duty-cycle operation until the (BTST-PH) voltage is detected to fall low again due to leakage current discharging the BTST capacitor below 4.2 V, and the reset pulse is reissued.

The fixed-frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region. Also see Application and Implementation for how to select the inductor, capacitor, and MOSFET.