Design Considerations

Open-drain outputs require pullup resistors
Keep traces to the logic gate inputs relatively short to reduce capacitive loading and improve performance
High-drive balanced CMOS output logic improves signal integrity while reducing the number of inputs required
[FAQ] How does a slow or floating input affect a CMOS device?
[FAQ] Where do I find maximum power dissipation for a device?
Ask a question on our Engineer-to-Engineer forum