SBAU193E June 2011 – May 2021 ADS8568
The parallel interface signals are generated on the PHI controler and connected through J10. Each of these signals has a 47-Ω resistor between the device and the controler to slow down the signal edges in order to minimize signal overshoot. The digital signals can be monatored on J11 test header.