SLVSDQ0J september   2017  – august 2023 TPS7B82-Q1

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Revision History
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics: Grade 1 Options
    6. 6.6 Electrical Characteristics: Grade 0 Options
    7. 6.7 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Device Enable (EN)
      2. 7.3.2 Undervoltage Shutdown
      3. 7.3.3 Current Limit
      4. 7.3.4 Thermal Shutdown
    4. 7.4 Device Functional Modes
      1. 7.4.1 Operation With VIN Lower Than 3 V
      2. 7.4.2 Operation With VIN Larger Than 3 V
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Input Capacitor
        2. 8.2.2.2 Output Capacitor
      3. 8.2.3 Application Curve
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Receiving Notification of Documentation Updates
    2. 9.2 Support Resources
    3. 9.3 Trademarks
    4. 9.4 Electrostatic Discharge Caution
    5. 9.5 Glossary
  11. 10Mechanical, Packaging, and Orderable Information

5 Pin Configuration and Functions

GUID-C31709D3-79EF-43A0-B39F-AB04543BDE63-low.svgFigure 5-1 DGN Package,8-Pin HVSSOP
(Top View)
GUID-BE4F6F4B-32C6-419D-9F80-0373242912F3-low.svgFigure 5-3 KVU Package,5-Pin TO-252(Top View)
GUID-217A4463-D13A-463F-AA72-C5F3F0628400-low.svgFigure 5-2 DRV Package,6-Pin WSON(Top View)
GUID-20210325-CA0I-DCGK-B5SZ-LKF6CGSH1L33-low.svgFigure 5-4 PWP Package,14-Pin HTSSOP
(Top View)
Table 5-1 Pin Functions
PIN TYPE DESCRIPTION
NAME NO.
DGN DRV KVU PWP
DNC — 5 4 10 — Do not connect to a biased voltage. Tie this pin to ground or leave floating.
EN 2 2 2 3 I Enable input pin
GND 4, 5, 6 3,4 3, TAB 5 — Ground reference
IN 1 1 1 1 I Input power-supply pin
NC 3, 7 — — 2, 4, 6, 7, 8, 9, 11, 12, 13 — Not internally connected
OUT 8 6 5 14 O Regulated output voltage pin
Thermal pad — Connect the thermal pad to a large-area GND plane for improved thermal performance.