SLVSHA1D September   2024  – July 2026 TPS1685

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Comparison Table
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Logic Interface
    7. 6.7 Timing Requirements
    8. 6.8 Switching Characteristics
    9. 6.9 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Undervoltage Protection
      2. 7.3.2  Insertion Delay
      3. 7.3.3  Overvoltage Protection
      4. 7.3.4  Inrush Current, Overcurrent, and Short-Circuit Protection
        1. 7.3.4.1 Slew Rate (dVdt) and Inrush Current Control
          1. 7.3.4.1.1 Start-Up Time Out
        2. 7.3.4.2 Steady-State Overcurrent Protection (Circuit-Breaker)
        3. 7.3.4.3 Active Current Limiting During Start-Up
        4. 7.3.4.4 Short-Circuit Protection
      5. 7.3.5  Analog Load Current Monitor (IMON)
      6. 7.3.6  Mode Selection (MODE)
      7. 7.3.7  Parallel Device Synchronization (SWEN)
      8. 7.3.8  Stacking Multiple eFuses for Unlimited Scalability
        1. 7.3.8.1 Current Balancing During Start-Up
      9. 7.3.9  Analog Junction Temperature Monitor (TEMP)
      10. 7.3.10 Overtemperature Protection
      11. 7.3.11 Fault Response and Indication (FLT)
      12. 7.3.12 Power Good Indication (PG)
      13. 7.3.13 Output Discharge
      14. 7.3.14 FET Health Monitoring
      15. 7.3.15 Single Point Failure Mitigation
        1. 7.3.15.1 IMON Pin Single Point Failure
        2. 7.3.15.2 IREF Pin Single Point Failure
        3. 7.3.15.3 ITIMER Pin Single Point Failure
    4. 7.4 Device Functional Modes
  9. 8 Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Single Device, Standalone Operation
      2. 8.1.2 Multiple Devices, Parallel Connection
    2. 8.2 Typical Application: 54V Power Path Protection in Data Center Servers
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
    3. 8.3 Power Supply Recommendations
      1. 8.3.1 Transient Protection and Other Design Considerations
      2. 8.3.2 Output Short-Circuit Measurements
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Documentation Support
      1. 9.1.1 Related Documentation
    2. 9.2 Receiving Notification of Documentation Updates
    3. 9.3 Support Resources
    4. 9.4 Trademarks
    5. 9.5 Electrostatic Discharge Caution
    6. 9.6 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

7.3.8 Stacking Multiple eFuses for Unlimited Scalability

For systems needing higher current than supported by a single TPS1685x, multiple TPS1685x or TPS1689x devices can be connected in parallel to deliver the total system current. Conventional eFuses cannot share current equally between conventional eFuses during steady-state due to mismatches in the path resistances (which includes the individual device RDSON variation from part to part, as well as the parasitic PCB trace resistance). This fact can lead to multiple problems in the system:

  1. Some devices always carry higher current as compared to other devices. The current discrepancy can result in accelerated failures in those devices and an overall reduction in system operational lifetime.
  2. As a result, thermal hotspots form on the board, devices, traces, and vias carrying higher current, leading to reliability concerns for the PCB. In addition, this problem makes thermal modeling and board thermal management more challenging for designers.
  3. The devices carrying higher current can hit the individual circuit-breaker threshold prematurely even while the total system load current is lower than the overall circuit-breaker threshold. This action can lead to false tripping of the eFuse during normal operation. The effect is lowering the current-carrying capability of the parallel chain. The current rating of the parallel eFuse chain must be de-rated as compared to the sum of the current ratings of the individual eFuses. This de-rating factor is a function of the path resistance mismatch, the number of devices in parallel, and the individual eFuse circuit-breaker accuracy.

The need for de-rating has an adverse impact on the system design. The designer is forced to make one of these trade-offs:

  1. Limit the operating load current of the system to below the derated current threshold of the eFuse chain. This trade-off means lower platform capabilities than the power supply (PSU) supports.
  2. Increase the overall circuit-breaker threshold to allow the desired system load current to pass through without tripping. As a consequence, establish that the power supply (PSU) is oversized to deliver higher currents during faults to account for the de-grading of the overall circuit-breaker accuracy.

In either case, the system suffers from poor power supply utilization, which can mean sub-prime system throughput or increased installation and operating costs, or both.

The TPS1685x uses a proprietary technique to address these problems and provide unlimited scalability of the method by paralleling as many eFuses as needed. This is incorporated without unequal current sharing or any degradation in accuracy.

For this scheme to work correctly, connect the devices in the following manner:

  • The SWEN pins of all the devices connect together.
  • The IMON pins of all the devices connect together. Calculate the RIMON resistor value on the combined IMON pin using Equation 11.
    Equation 11. R IMON = V IREF G IMON × I OCP TOTAL
  • Select the RILIM for each individual eFuse must based on Equation 12.
    Equation 12. R ILIM = 1 . 1 × N × R IMON 3
    Where N = number of devices in parallel chain.
Note:

The active current sharing scheme is engaged when the current through any eFuse while in steady-state exceeds the individual current sharing threshold the RILIM sets based on Equation 13.

Equation 13. RILIM=1.1×VIREF3×GILIM×ILIMACS

The active current sharing scheme disengages when the total system current exceeds the system overcurrent (circuit-breaker) threshold (IOCP(TOTAL)).

Note: When using multiple TPS1685x devices in parallel with a TPS1689x controller, to confirm successful startup it is recommended to set bit [15] of the DEVICE_CONFIG (E4h) register in the TPS1689x to configure the Internal PG delay at 35ms.