SPRZ569F November   2024  – August 2026 F29H850DM , F29H850TU , F29H859TU-Q1 , F29P329SM-Q1 , F29P589DM-Q1 , F29P589DU-Q1

 

  1.   1
  2.   F29H85x, F29P58x, and F29P32x MCUs Silicon Errata Silicon Revisions A, 0
  3. 1Usage Notes and Advisories Matrices
    1. 1.1 Usage Notes Matrix
    2. 1.2 Advisories Matrix
  4. 2Nomenclature, Package Symbolization, and Revision Identification
    1. 2.1 Device and Development-Support Tool Nomenclature
    2. 2.2 Devices Supported
    3. 2.3 Package Symbolization and Revision Identification
  5. 3Silicon Revision B Usage Notes and Advisories
    1. 3.1 Silicon Revision B Usage Notes
    2. 3.2 Silicon Revision B Advisories
      1.      Advisory
      2.      Advisory
      3. 3.2.1  Advisory
      4.      Advisory
      5.      Advisory
      6. 3.2.2  Advisory
      7. 3.2.3  Advisory
      8. 3.2.4  Advisory
      9. 3.2.5  Advisory
      10. 3.2.6  Advisory
      11. 3.2.7  Advisory
      12.      Advisory
      13. 3.2.8  Advisory
      14.      Advisory
      15.      Advisory
      16.      Advisory
      17. 3.2.9  Advisory
      18. 3.2.10 Advisory
      19. 3.2.11 Advisory
  6. 4Silicon Revision A Usage Notes and Advisories
    1. 4.1 Silicon Revision A Usage Notes
      1. 4.1.1 Security: New TI Keys Programmed on Silicon Revision B Devices
    2. 4.2 Silicon Revision A Advisories
      1. 4.2.1 Advisory
      2. 4.2.2 Advisory
      3. 4.2.3 Advisory
      4. 4.2.4 Advisory
      5. 4.2.5 Advisory
      6.      Advisory
      7.      Advisory
      8. 4.2.6 Advisory
  7. 5Silicon Revision 0 Usage Notes and Advisories
    1. 5.1 Silicon Revision 0 Usage Notes
    2. 5.2 Silicon Revision 0 Advisories
      1. 5.2.1 Advisory
      2. 5.2.2 Advisory
  8. 6Documentation Support
  9. 7Trademarks
  10. 8Revision History

Advisory

CMPSS: A CMPSS Glitch can Occur if Comparator Input Pin has AGPIO Functionality and ADC is Sampling the Input Pin

Revisions Affected

0, A, B, C

Details

The combinations of use cases for a specific analog input pin that need special considerations are shown in Table 3-1. As shown in this table, special considerations or workarounds need to be used for the combination of CMPSS Input, ADC Sampling, and AGPIO.

Table 3-1 Combinations of Use Cases for a Specific Analog Input Pin
FUNCTION USED ON A SPECIFIC ANALOG PIN COMPONENT USED
CMPSS Comparator Input Yes - Yes - Yes
ADC Sampling Yes Yes - Yes Yes
AGPIO Analog Pin Type Yes Yes Yes - -
AIO Analog Pin Type - - - Yes Yes
Result Workaround needed No special analysis or workaround needed

The AGPIO analog pin path contains an extra series switch of 53Ω. This creates a low-capacitance isolated node shared by the ADC and CMPSS comparator, as shown in Figure 3-1. This node can be disturbed when the ADC samples the channel (depending on the prior voltage stored on the ADC sample-and-hold capacitor), and this disturbance can cause a false CMPSS event of up to 50ns. To accommodate this potential disturbance, the workarounds below can be implemented.

F29H859TU-Q1 F29H850TU Analog Subsystem Diagram with AGPIO and AIO Analog Pin Types Figure 3-1 Analog Subsystem Diagram with AGPIO and AIO Analog Pin Types

Workarounds

  1. Use a different pin (that is AIO pin type) for analog channels that need both ADC and CMPSS together.
  2. Use the CMPSS Digital Filter with a setting of 50ns or greater, which will filter the temporary disturbance.
  3. Precondition the sample-and-hold capacitor of the ADC so that the disturbance will not cause a false trip. For example, perform a dummy read of a 3.3V connection from a different channel on the ADC immediately before the impacted channel is read, so the disturbance is in the positive direction, away from the false trip. The opposite dummy read of a 0V signal would be used if the false trip is inverted in polarity.