The ADC128S102-SEP is a low-power,
eight-channel, CMOS, 12-bit analog-to-digital converter (ADC) specified for
conversion throughput rates of 50 kSPS to 1 MSPS. The converter is based on a
successive-approximation register (SAR) architecture with an internal track-and-hold
circuit. The device can be configured to accept up to eight input signals at inputs
IN0 through IN7.
The output serial data is straight
binary and compatible with several standards, such as SPI, QSPI, MICROWIRE, and many
common DSP serial interfaces.
The ADC128S102-SEP can be operated
with independent analog and digital supplies. The analog supply (VA) can
range from 2.7 V to 5.25 V, and the digital supply (VD) can range from
2.7 V to VA. Normal power consumption using a 3-V or 5-V supply is 2.3 mW
and 10.7 mW, respectively. The power-down feature reduces the power consumption to
16.5 µW using a 3-V supply and 30 µW using a 5-V supply.
The ADC128S102-SEP is a low-power,
eight-channel, CMOS, 12-bit analog-to-digital converter (ADC) specified for
conversion throughput rates of 50 kSPS to 1 MSPS. The converter is based on a
successive-approximation register (SAR) architecture with an internal track-and-hold
circuit. The device can be configured to accept up to eight input signals at inputs
IN0 through IN7.
The output serial data is straight
binary and compatible with several standards, such as SPI, QSPI, MICROWIRE, and many
common DSP serial interfaces.
The ADC128S102-SEP can be operated
with independent analog and digital supplies. The analog supply (VA) can
range from 2.7 V to 5.25 V, and the digital supply (VD) can range from
2.7 V to VA. Normal power consumption using a 3-V or 5-V supply is 2.3 mW
and 10.7 mW, respectively. The power-down feature reduces the power consumption to
16.5 µW using a 3-V supply and 30 µW using a 5-V supply.