Home Logic & voltage translation Logic gates NOR gates
Home
Logic & voltage translation
Logic gates
NOR gates

CD74HCT02

ACTIVE

4-ch, 2-input, 4.5-V to 5.5-V NOR gates with TTL-compatible CMOS inputs

Order now
Data sheet

CD74HCT02

ACTIVE
Data sheet Order now

Product details

Technology family HCT Number of channels 4 Inputs per channel 4 IOL (max) (mA) 4 IOH (max) (mA) -4 Output type Push-Pull Input type TTL-Compatible CMOS Features High speed (tpd 10-50ns) Data rate (max) (Mbps) 25 Rating Catalog Operating temperature range (°C) -55 to 125
Technology family HCT Number of channels 4 Inputs per channel 4 IOL (max) (mA) 4 IOH (max) (mA) -4 Output type Push-Pull Input type TTL-Compatible CMOS Features High speed (tpd 10-50ns) Data rate (max) (Mbps) 25 Rating Catalog Operating temperature range (°C) -55 to 125
PDIP (N) 14 181.42 mm² (19.3 mm × 9.4 mm) SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm)
  • LSTTL input logic compatible
    • VIL(max) = 0.8 V, VIH(min) = 2 V
  • CMOS input logic compatible
    • II ≤ 1 µA at VOL, VOH
  • Buffered inputs
  • 4.5 V to 5.5 V operation
  • Wide operating temperature range: –55°C to +125°C
  • Supports fanout up to 10 LSTTL loads
  • Significant power reduction compared to LSTTL logic ICs
  • LSTTL input logic compatible
    • VIL(max) = 0.8 V, VIH(min) = 2 V
  • CMOS input logic compatible
    • II ≤ 1 µA at VOL, VOH
  • Buffered inputs
  • 4.5 V to 5.5 V operation
  • Wide operating temperature range: –55°C to +125°C
  • Supports fanout up to 10 LSTTL loads
  • Significant power reduction compared to LSTTL logic ICs

This device contains four independent 2-input NOR gates. Each gate performs the Boolean function Y = A + B in positive logic.

This device contains four independent 2-input NOR gates. Each gate performs the Boolean function Y = A + B in positive logic.
filter Find other NOR gates
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device.
CD74ACT02 ACTIVE 4-ch, 2-input, 4.5-V to 5.5-V NOR gates with TTL-compatible CMOS inputs Voltage range 4.5V to 5.5V, average propagation delay 8ns, average drive strength 24mA

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet CD54HCT02, CD74HCT02 High-Speed CMOS Logic Quad Two-Input NOR Gate datasheet Dec 15, 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

CD74HCT02 Behavioral SPICE Model

SCHM093.ZIP (7 KB) - PSpice model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
PDIP (N) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos